SN74ALVC08
QUADRUPLE 2-INPUT POSITIVE-AND GATE
www.ti.com
SCES101I–JULY 1997–REVISED OCTOBER 2004
FEATURES
D, DGV, NS, OR PW PACKAGE
(TOP VIEW)
•
•
•
•
Operates From 1.65 V to 3.6 V
Max tpd of 2.9 ns at 3.3 V
1
2
3
4
5
6
7
14
13
12
11
10
9
1A
1B
V
CC
±24-mA Output Drive at 3.3 V
4B
4A
4Y
3B
3A
3Y
Latch-Up Performance Exceeds 250 mA Per
JESD 17
1Y
2A
2B
2Y
•
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
8
GND
– 1000-V Charged-Device Model (C101)
RGY PACKAGE
(TOP VIEW)
DESCRIPTION/ORDERING INFORMATION
This quadruple 2-input positive-AND gate is designed
for 1.65-V to 3.6-V VCC operation.
1
14
The device performs the Boolean function Y = A · B
1B
13 4B
2
3
4
5
6
A + B
or Y =
in positive logic.
12
11
10
9
1Y
2A
2B
2Y
4A
4Y
3B
3A
7
8
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
SN74ALVC08RGYR
SN74ALVC08D
TOP-SIDE MARKING
VA08
QFN - RGY
SOIC - D
Tape and reel
Tube
ALVC08
Tape and reel
Tape and reel
Tape and reel
Tape and reel
SN74ALVC08DR
-40°C to 85°C
SOP - NS
SN74ALVC08NSR
ALVC08
VA08
TSSOP - PW
TVSOP - DGV
SN74ALVC08PWR
SN74ALVC08DGVR
VA08
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUT
Y
A
H
L
B
H
X
L
H
L
L
X
LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)
A
Y
B
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 1997–2004, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.