5秒后页面跳转
SN74AHCT174DGV PDF预览

SN74AHCT174DGV

更新时间: 2024-11-17 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
6页 104K
描述
HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN74AHCT174DGV 数据手册

 浏览型号SN74AHCT174DGV的Datasheet PDF文件第2页浏览型号SN74AHCT174DGV的Datasheet PDF文件第3页浏览型号SN74AHCT174DGV的Datasheet PDF文件第4页浏览型号SN74AHCT174DGV的Datasheet PDF文件第5页浏览型号SN74AHCT174DGV的Datasheet PDF文件第6页 
SN54AHCT174, SN74AHCT174  
HEX D-TYPE FLIP-FLOPS  
WITH CLEAR  
SCLS419E – JUNE 1998 – REVISED JANUARY 2000  
SN54AHCT174 . . . J OR W PACKAGE  
SN74AHCT174 . . . D, DB, DGV, N, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Inputs Are TTL-Voltage Compatible  
Contain Six Flip-Flops With Single-Rail  
Outputs  
CLR  
1Q  
1D  
2D  
2Q  
3D  
3Q  
GND  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
6Q  
6D  
5D  
5Q  
4D  
4Q  
CLK  
Applications Include:  
– Buffer/Storage Registers  
– Shift Registers  
– Pattern Generators  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
SN54AHCT174 . . . FK PACKAGE  
(TOP VIEW)  
– 1000-V Charged-Device Model (C101)  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), Thin  
Shrink Small-Outline (PW), and Ceramic  
Flat (W) Packages, Ceramic Chip Carriers  
(FK), and Standard Plastic (N) and Ceramic  
(J) DIPs  
3
2
1 20 19  
18 6D  
1D  
2D  
NC  
2Q  
3D  
4
5
6
7
8
17  
5D  
NC  
5Q  
4D  
16  
15  
14  
9 10 11 12 13  
description  
These monolithic positive-edge-triggered D-type  
flip-flops have a direct clear (CLR) input.  
NC – No internal connection  
Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the  
positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not  
directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low  
level, the D input has no effect at the output.  
The SN54AHCT174 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74AHCT174 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLR  
L
CLK  
D
X
H
L
X
L
H
L
H
H
H
L
X
Q
0
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AHCT174DGV相关器件

型号 品牌 获取价格 描述 数据表
SN74AHCT174DGVR TI

获取价格

AHCT/VHCT/VT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, GREEN, PLAS
SN74AHCT174DR TI

获取价格

Hex D-Type Flip-Flops With Clear 16-SOIC -40 to 85
SN74AHCT174DRE4 TI

获取价格

AHCT/VHCT/VT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, GREEN, PLAS
SN74AHCT174DRG4 TI

获取价格

AHCT/VHCT/VT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, GREEN, PLAS
SN74AHCT174N TI

获取价格

HEX D-TYPE FLIP-FLOPS WITH CLEAR
SN74AHCT174NE4 TI

获取价格

AHCT/VHCT/VT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16, ROHS COMPLI
SN74AHCT174NSR TI

获取价格

HEX D-TYPE FLIP-FLOPS WITH CLEAR
SN74AHCT174NSRE4 TI

获取价格

AHCT/VHCT/VT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, GREEN, PLAS
SN74AHCT174NSRG4 TI

获取价格

Hex D-Type Flip-Flops With Clear 16-SO -40 to 85
SN74AHCT174PW TI

获取价格

HEX D-TYPE FLIP-FLOPS WITH CLEAR