Datasheet > SN65MLVD048_1

SN65MLVD048_1

更新时间： 2024-02-08 03:35:28

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
20页	686K
描述
QUAD CHANNEL M-LVDS RECEIVERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN65MLVD048_1 数据手册

SN65MLVD048

www.ti.com

SLLS903 –DECEMBER 2009

QUAD CHANNEL M-LVDS RECEIVERS

Check for Samples: SN65MLVD048

FEATURES

•

Low-Voltage Differential 30-Ω to 55-Ω Line

APPLICATIONS

Receivers for Signaling Rates⁽¹⁾up to

•

Parallel Multipoint Data and Clock

Transmission via Backplanes and Cables

250Mbps; Clock Frequencies up to 125MHz

•

Cellular Base Stations

Central Office Switches

Network Switches and Routers

•

Type-1 Receiver Incorporates 25 mV of Input

Threshold Hysteresis

Type-2 Receiver Provides 100 mV Offset

Threshold to Detect Open-Circuit and Idle-Bus

Conditions

LOGIC DIAGRAM (POSITIVE LOGIC)

•

Wide Receiver Input Common-Mode Voltage

Range, –1 V to 3.4 V, Allows 2 V of Ground

Noise

LOGIC DIAGRAM (POSITIVE LOGIC)

SN65MLVD048

Channel 1

Meets or Exceeds the M-LVDS Standard

TIA/EIA-899 for Multipoint Topology

1FSEN

•

High Input Impedance when V_cc≤ 1.5V

1RE

PDN

Enhanced ESD Protection: 7 kV HBM on all

pins

•

48-Pin 7 X 7 QFN (RGZ)

(1)

The signaling rate of a line is the number of voltage

transitions that are made per second, expressed in the units

bps (bits per second).

2FSEN –

2A – 4A

2B – 4B

4FSEN

Channels 2 - 4

2R – 4R

2RE – 4RE

DESCRIPTION

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the

TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250 Mbps. Each receiver

channel is controlled by a receive enable (RE). When RE = low, the corresponding channel is enabled; when

RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have

thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2

receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce

EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...20

中文翻译

下载PDF

与SN65MLVD048_1相关器件

型号	品牌	获取价格	描述	数据表
SN65MLVD048RGZR	TI	获取价格	QUAD CHANNEL M-LVDS RECEIVERS
SN65MLVD048RGZT	TI	获取价格	QUAD CHANNEL M-LVDS RECEIVERS
SN65MLVD080	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD080_07	TI	获取价格	8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGG	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD080DGGG4	TI	获取价格	8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGGR	TI	获取价格	8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGGRG4	TI	获取价格	8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD082	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD082DGG	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS

与SN65MLVD048_1相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

45
AIC1781A 电池充电控制器深度解析
2024-09-03

33
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

72
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

80

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65MLVD048_1

SN65MLVD048_1 数据手册

与SN65MLVD048_1相关器件

与SN65MLVD048_1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65MLVD048_1

SN65MLVD048_1 数据手册

与SN65MLVD048_1相关器件

与SN65MLVD048_1相关文章

您还可以找

您在本页遇到什么问题？