5秒后页面跳转
SN65MLVD048RGZT PDF预览

SN65MLVD048RGZT

更新时间: 2024-11-24 09:17:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
20页 686K
描述
QUAD CHANNEL M-LVDS RECEIVERS

SN65MLVD048RGZT 数据手册

 浏览型号SN65MLVD048RGZT的Datasheet PDF文件第2页浏览型号SN65MLVD048RGZT的Datasheet PDF文件第3页浏览型号SN65MLVD048RGZT的Datasheet PDF文件第4页浏览型号SN65MLVD048RGZT的Datasheet PDF文件第5页浏览型号SN65MLVD048RGZT的Datasheet PDF文件第6页浏览型号SN65MLVD048RGZT的Datasheet PDF文件第7页 
SN65MLVD048  
www.ti.com  
SLLS903 DECEMBER 2009  
QUAD CHANNEL M-LVDS RECEIVERS  
Check for Samples: SN65MLVD048  
1
FEATURES  
2
Low-Voltage Differential 30-to 55-Line  
APPLICATIONS  
Receivers for Signaling Rates(1) up to  
Parallel Multipoint Data and Clock  
Transmission via Backplanes and Cables  
250Mbps; Clock Frequencies up to 125MHz  
Cellular Base Stations  
Central Office Switches  
Network Switches and Routers  
Type-1 Receiver Incorporates 25 mV of Input  
Threshold Hysteresis  
Type-2 Receiver Provides 100 mV Offset  
Threshold to Detect Open-Circuit and Idle-Bus  
Conditions  
LOGIC DIAGRAM (POSITIVE LOGIC)  
Wide Receiver Input Common-Mode Voltage  
Range, –1 V to 3.4 V, Allows 2 V of Ground  
Noise  
LOGIC DIAGRAM (POSITIVE LOGIC)  
SN65MLVD048  
Channel 1  
Meets or Exceeds the M-LVDS Standard  
TIA/EIA-899 for Multipoint Topology  
1FSEN  
1R  
1A  
1B  
High Input Impedance when Vcc 1.5V  
1RE  
PDN  
Enhanced ESD Protection: 7 kV HBM on all  
pins  
48-Pin 7 X 7 QFN (RGZ)  
(1)  
The signaling rate of a line is the number of voltage  
transitions that are made per second, expressed in the units  
bps (bits per second).  
2FSEN –  
3
2A – 4A  
2B – 4B  
4FSEN  
Channels 2 - 4  
2R – 4R  
3
3
2RE – 4RE  
DESCRIPTION  
The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the  
TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250 Mbps. Each receiver  
channel is controlled by a receive enable (RE). When RE = low, the corresponding channel is enabled; when  
RE = high, the corresponding channel is disabled.  
The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have  
thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2  
receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce  
EMI and crosstalk effects associated with large current surges.  
The devices are characterized for operation from –40°C to 85°C.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
PowerPAD is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009, Texas Instruments Incorporated  

SN65MLVD048RGZT 替代型号

型号 品牌 替代类型 描述 数据表
SN65MLVD048RGZR TI

类似代替

QUAD CHANNEL M-LVDS RECEIVERS

与SN65MLVD048RGZT相关器件

型号 品牌 获取价格 描述 数据表
SN65MLVD080 TI

获取价格

8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD080_07 TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGG TI

获取价格

8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD080DGGG4 TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGGR TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD080DGGRG4 TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD082 TI

获取价格

8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD082DGG TI

获取价格

8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SN65MLVD082DGGG4 TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
SN65MLVD082DGGR TI

获取价格

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS