5秒后页面跳转
捷配首页

Datasheet > SN65LVDT33DG4
SN65LVDT33DG4 PDF预览

SN65LVDT33DG4

更新时间： 2024-11-21 05:18:07
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
23页 530K
描述
HIGH-SPEED DIFFERENTIAL RECEIVERS

阅读下载

中文翻译

获取价格

SN65LVDT33DG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP, SOP16,.25针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.46
差分输出：NO输入特性：DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型：LINE RECEIVER接口标准：EIA-644; TIA-644
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：9.9 mm湿度敏感等级：1
功能数量：4端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
最大输出低电流：0.004 A封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260电源：3.3 V
认证状态：Not Qualified最大接收延迟：6 ns
接收器位数：4座面最大高度：1.75 mm
子类别：Line Driver or Receivers最大压摆率：23 mA
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V电源电压1-最大：3.6 V
电源电压1-分钟：3 V电源电压1-Nom：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3.9 mmBase Number Matches：1

SN65LVDT33DG4 数据手册

 浏览型号SN65LVDT33DG4的Datasheet PDF文件第2页浏览型号SN65LVDT33DG4的Datasheet PDF文件第3页浏览型号SN65LVDT33DG4的Datasheet PDF文件第4页浏览型号SN65LVDT33DG4的Datasheet PDF文件第5页浏览型号SN65LVDT33DG4的Datasheet PDF文件第6页浏览型号SN65LVDT33DG4的Datasheet PDF文件第7页 
SN65LVDS33, SN65LVDT33  
SN65LVDS34, SN65LVDT34  
www.ti.com  
SLLS490B–MARCH 2001–REVISED NOVEMBER 2004  
HIGH-SPEED DIFFERENTIAL RECEIVERS  
The high-speed switching of LVDS signals usually  
necessitates the use of a line impedance matching  
resistor at the receiving-end of the cable or  
transmission media. The SN65LVDT series of  
receivers eliminates this external resistor by  
integrating it with the receiver. The nonterminated  
SN65LVDS series is also available for multidrop or  
other termination circuits.  
FEATURES  
•
400-Mbps Signaling Rate(1) and 200-Mxfr/s  
Data Transfer Rate  
•
•
Operates With a Single 3.3-V Supply  
-4 V to 5 V Common-Mode Input Voltage  
Range  
•
•
Differential Input Thresholds <±50 mV With 50  
mV of Hysteresis Over Entire Common-Mode  
Input Voltage Range  
SN65LVDS33D, SN65LVDT33D  
SN65LVDS33PW, SN65LVDT33PW  
Integrated 110-Ω Line Termination Resistors  
D OR PW PACKAGE  
logic diagram (positive logic)  
On LVDT Products  
(TOP VIEW)  
•
•
•
TSSOP Packaging (33 Only)  
G
1B  
1A  
1Y  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
Complies With TIA/EIA-644 (LVDS)  
G
4B  
4A  
4Y  
G
SN65LVDT33 ONLY  
Active Failsafe Assures a High-Level Output  
With No Input  
1A  
1B  
1Y  
G
2Y  
•
•
Bus-Pin ESD Protection Exceeds 15 kV HBM  
Input Remains High-Impedance on Power  
Down  
2A  
11 3Y  
2A  
2B  
10  
9
2B  
GND  
3A  
3B  
2Y  
3Y  
4Y  
•
•
TTL Inputs Are 5 V Tolerant  
Pin-Compatible With the AM26LS32,  
3A  
3B  
4A  
4B  
SN65LVDS32B, µA9637, SN65LVDS9637B  
(1)  
The signalling rate of a line, is the number of voltage transitions  
that are made per second expressed in the units bps (bits per  
second).  
DESCRIPTION  
SN65LVDS34D, SN65LVDT34D  
This family of four LVDS data line receivers offers the  
widest common-mode input voltage range in the  
industry. These receivers provide an input voltage  
range specification compatible with a 5-V PECL  
signal as well as an overall increased ground-noise  
tolerance. They are in industry standard footprints  
with integrated termination as an option.  
D PACKAGE  
(TOP VIEW)  
logic diagram (positive logic)  
V
1A  
1B  
2A  
2B  
1
2
3
4
8
7
6
5
CC  
1A  
1Y  
2Y  
1Y  
1B  
SN65LVDT34 ONLY  
GND  
Precise control of the differential input voltage  
thresholds allows for inclusion of 50 mV of input  
voltage hysteresis to improve noise rejection on  
slowly changing input signals. The input thresholds  
are still no more than ±50 mV over the full input  
common-mode voltage range.  
2A  
2Y  
2B  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2001–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...23

中文翻译

下载PDF

SN65LVDT33DG4 替代型号

型号 品牌 替代类型 描述 数据表
SN65LVDT33D TI

类似代替

 HIGH-SPEED DIFFERENTIAL RECEIVERS

与SN65LVDT33DG4相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDT33DR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT33DRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT33PW TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT33PWG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT33PWR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT33PWRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT34 TI

获取价格

 		HIGH SPEED DIFFERENTIAL RECEIVERS
SN65LVDT348 TI

获取价格

 		QUAD HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT3486A TI

获取价格

 		HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT3486AD ROCHESTER

获取价格

 		QUAD LINE RECEIVER, PDSO16, PLASTIC, SO-16

与SN65LVDT33DG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证