5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> SN54HC377W
SN54HC377W PDF预览

SN54HC377W

更新时间： 2024-11-04 23:03:03
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路时钟
页数 文件大小 规格书
13页 425K
描述
OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

阅读下载

中文翻译

获取价格

SN54HC377W 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：CERAMIC, DFP-20针数：20
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.68Is Samacsys：N
其他特性：WITH HOLD MODE系列：HC/UH
JESD-30 代码：R-GDFP-F20长度：13.09 mm
负载电容（CL）：50 pF逻辑集成电路类型：D FLIP-FLOP
位数：8功能数量：1
端子数量：20最高工作温度：125 °C
最低工作温度：-55 °C输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装形状：RECTANGULAR封装形式：FLATPACK
传播延迟（tpd）：240 ns认证状态：Not Qualified
座面最大高度：2.54 mm最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
触发器类型：POSITIVE EDGE宽度：6.92 mm
最小 fmax：19 MHzBase Number Matches：1

SN54HC377W 数据手册

 浏览型号SN54HC377W的Datasheet PDF文件第2页浏览型号SN54HC377W的Datasheet PDF文件第3页浏览型号SN54HC377W的Datasheet PDF文件第4页浏览型号SN54HC377W的Datasheet PDF文件第5页浏览型号SN54HC377W的Datasheet PDF文件第6页浏览型号SN54HC377W的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢇ
ꢈ
ꢀ
ꢁ
ꢇ
ꢉ ꢅꢊꢋꢌ ꢍꢎꢊ ꢏꢐ ꢑ ꢒ ꢌꢓ ꢐ ꢎꢒ ꢌꢉ ꢐ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢇ
ꢀ
ꢑ
ꢔ
ꢓ
ꢊ
ꢄ
ꢅ
ꢌ
ꢉ
ꢅ
ꢕ
ꢑ
ꢁ
ꢋ
ꢖ
ꢌ
SCLS307B– JANUARY 1996 – REVISED JANUARY 2003  
SN54HC377 . . . J OR W PACKAGE  
SN74HC377 . . . DW, N, OR NS PACKAGE  
(TOP VIEW)  
D
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive Up To 10 LSTTL Loads  
Low Power Consumption, 80-µA Max I  
CC  
CLKEN  
1Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
Typical t = 12 ns  
pd  
±4-mA Output Drive at 5 V  
1D  
Low Input Current of 1 µA Max  
Eight Flip-Flops With Single-Rail Outputs  
2D  
17 7D  
16 7Q  
15 6Q  
2Q  
3Q  
Clock Enable Latched to Avoid False  
Clocking  
3D  
14  
6D  
4D  
13 5D  
12 5Q  
11 CLK  
D
Applications Include:  
– Buffer/Storage Registers  
– Shift Registers  
4Q  
GND 10  
– Pattern Generators  
SN54HC377 . . . FK PACKAGE  
(TOP VIEW)  
description/ordering information  
These devices are positive-edge-triggered octal  
D-type flip-flops with an enable input. The ’HC377  
devices are similar to the ’HC273 devices, but  
feature a latched clock-enable (CLKEN) input  
instead of a common clear.  
3
2
1
20 19  
18  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
Information at the data (D) inputs meeting the  
setup time requirements is transferred to the  
Q outputs on the positive-going edge of the clock  
(CLK) pulse, if CLKEN is low. Clock triggering  
occurs at a particular voltage level and is not  
directly related to the transition time of the  
positive-going pulse. When CLK is at either the  
high or low level, the D input has no effect at the  
output. These devices are designed to prevent  
false clocking by transitions at CLKEN.  
15 6Q  
14  
6D  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74HC377N  
SN74HC377N  
Tube  
SN74HC377DW  
SN74HC377DWR  
SN74HC377NSR  
SNJ54HC377J  
SNJ54HC377W  
SNJ54HC377FK  
–40°C to 85°C  
SOIC – DW  
HC377  
Tape and reel  
Tape and reel  
Tube  
SOP – NS  
CDIP – J  
HC377  
SNJ54HC377J  
SNJ54HC377W  
SNJ54HC377FK  
CFP – W  
LCCC – FK  
Tube  
–55°C to 125°C  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢉ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢯꢓ ꢌꢎ ꢐꢗ ꢒ ꢎꢆꢰꢂ ꢆꢂꢈ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢐ
ꢐ
ꢗ
ꢉ
ꢨ
ꢍ
ꢣ
ꢟ
ꢘ
ꢅ
ꢡ
ꢊ
ꢢ
ꢬ
ꢓ
ꢜ
ꢉ
ꢚ
ꢝ
ꢁ
ꢛ
ꢍ
ꢋ
ꢊ
ꢋ
ꢙ
ꢚ
ꢤ
ꢣ
ꢛ
ꢜ
ꢢ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢚ
ꢠ
ꢠ
ꢙ
ꢙ
ꢥ
ꢜ
ꢜ
ꢝ
ꢚ
ꢚ
ꢜ
ꢙ
ꢡ
ꢡ
ꢥ
ꢡ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢡ
ꢚ
ꢜ
ꢛ
ꢥ
ꢣ
ꢦ
ꢡ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢭ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢨ
ꢠ
ꢠ
ꢤ
ꢡ
ꢤ
ꢩ
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢊ
ꢤ
ꢫ
ꢟ
ꢓ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢝ
ꢨ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢐ
ꢝ
ꢜ
ꢨ
ꢠ
ꢙ
ꢜ
ꢢ
ꢤ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢉ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢈ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
ꢠ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
ꢠ
ꢤ
ꢡ
ꢙ
ꢚ
ꢮ
ꢜ
ꢛ
ꢟ
ꢧ
ꢧ
ꢥ
ꢟ
ꢝ
ꢟ
ꢞ
ꢤ
ꢠ
ꢤ
ꢝ
ꢡ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

与SN54HC377W相关器件

型号 品牌 获取价格 描述 数据表
SN54HC377WR TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20
SN54HC378 TI

获取价格

 		OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HC378FH TI

获取价格

 		IC,FLIP-FLOP,HEX,D TYPE,HC-CMOS,LLCC,20PIN,CERAMIC
SN54HC378J TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, 0.300 INCH, CERAMI
SN54HC378J-00 TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
SN54HC379 TI

获取价格

 		OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
SN54HC379FH TI

获取价格

 		IC,FLIP-FLOP,QUAD,D TYPE,HC-CMOS,LLCC,20PIN,CERAMIC
SN54HC379FK TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC,
SN54HC379FK-00 TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SN54HC379J TI

获取价格

 		HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, 0.300 INC

与SN54HC377W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证