5秒后页面跳转
捷配首页

Datasheet > SM320C40HFHM40
SM320C40HFHM40 PDF预览

SM320C40HFHM40

更新时间： 2024-01-07 19:45:06
品牌 Logo 应用领域
德州仪器 - TI 数字信号处理器
页数 文件大小 规格书
64页 1152K
描述
DIGITAL SIGNAL PROCESSORS

阅读下载

中文翻译

获取价格

SM320C40HFHM40 数据手册

 浏览型号SM320C40HFHM40的Datasheet PDF文件第2页浏览型号SM320C40HFHM40的Datasheet PDF文件第3页浏览型号SM320C40HFHM40的Datasheet PDF文件第4页浏览型号SM320C40HFHM40的Datasheet PDF文件第5页浏览型号SM320C40HFHM40的Datasheet PDF文件第6页浏览型号SM320C40HFHM40的Datasheet PDF文件第7页 
ꢀꢁ ꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢅ ꢈ ꢉ ꢁꢊ ꢃꢄ ꢅꢆ ꢇꢅ  
ꢋꢌ ꢍꢌ ꢉꢎꢏ ꢀꢌ ꢍ ꢐꢎꢏ ꢊꢑ ꢒ ꢆꢓ ꢀ ꢀꢒ ꢑ ꢀ  
SGUS017H − OCTOBER 1993 − REVISED OCTOBER 2001  
†
D
D
D
D
SMJ: QML Processing to MIL−PRF−38535  
SM: Standard Processing  
TMP: Commercial Level Processing TAB  
D
D
IEEE Standard 1149.1 Test-Access Port  
(JTAG)  
Two Identical External Data and Address  
Buses Supporting Shared Memory Systems  
and High Data-Rate, Single-Cycle  
Transfers:  
− High Port-Data Rate of 100 MBytes/s  
(Each Bus)  
Operating Temperature Ranges:  
− Military (M) −55°C to 125°C  
− Special (S) −55°C to 100°C  
− Commercial (C) −25°C to 85°C  
− Commercial (L) 0°C to 70°C  
− 16G-Byte Continuous  
Program/Data/Peripheral Address Space  
− Memory-Access Request for Fast,  
Intelligent Bus Arbitration  
− Separate Address-, Data-, and  
Control-Enable Pins  
− Four Sets of Memory-Control Signals  
Support Different Speed Memories in  
Hardware  
D
Highest Performance Floating-Point Digital  
Signal Processor (DSP)  
− C40-60:  
33-ns Instruction Cycle Time:  
60 MFLOPS, 30 MIPS, 330 MOPS,  
384 MBps  
− C40-50:  
40-ns Instruction Cycle Time:  
50 MFLOPS, 25 MIPS, 275 MOPS,  
320 MBps  
D
Packaging:  
− 325-Pin Ceramic Grid Array (GF Suffix)  
− 352-Lead Ceramic Quad Flatpack  
(HFH Suffix)  
− C40-40:  
50-ns Instruction Cycle Time:  
40 MFLOPS, 20 MIPS, 220 MOPS,  
256 MBps  
− 324-Pad JEDEC-Standard TAB Frame  
D
D
Fabricated Using Enhanced Performance  
Implanted CMOS (EPIC) Technology by  
Texas Instruments (TI)  
Separate Internal Program, Data, and DMA  
Coprocessor Buses for Support of Massive  
Concurrent Input/Output (I/O) of Program  
and Data Throughput, Maximizing  
Sustained Central Processing Unit (CPU)  
Performance  
D
D
D
D
D
D
D
Six Communications Ports  
6-Channel Direct Memory Access (DMA)  
Coprocessor  
Single-Cycle Conversion to and From  
IEEE-745 Floating-Point Format  
Ǹ
x
Single Cycle 1/x, 1/  
Source-Code Compatible With SMJ320C30  
Validated Ada Compiler  
Single-Cycle 40-Bit Floating-Point,  
32-Bit Integer Multipliers  
12 40-Bit Registers, 8 Auxiliary Registers,  
14 Control Registers, and 2 Timers  
D
On-Chip Program Cache and  
Dual-Access/Single-Cycle RAM for  
Increased Memory-Access Performance  
− 512-Byte Instruction Cache  
− 8K Bytes of Single-Cycle Dual-Access  
Program or Data RAM  
− ROM-Based Bootloader Supports  
Program Bootup Using 8-, 16-, or 32-Bit  
Memories Over Any One of the  
Communications Ports  
D
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†
IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.  
EPIC and TI are trademarks of Texas Instruments Incorporated.  
ꢊ
ꢊ
ꢑ
ꢒ
ꢤ
ꢋ
ꢟ
ꢛ
ꢔ
ꢆ
ꢝ
ꢉ
ꢞ
ꢨ
ꢌ
ꢘ
ꢒ
ꢖ
ꢙ
ꢐ
ꢗ
ꢋ
ꢎ
ꢉ
ꢎ
ꢕ
ꢖ
ꢠ
ꢟ
ꢗ
ꢘ
ꢞ
ꢞ
ꢙ
ꢚ
ꢛ
ꢛ
ꢖ
ꢜ
ꢜ
ꢕ
ꢕ
ꢡ
ꢘ
ꢘ
ꢙ
ꢖ
ꢖ
ꢘ
ꢕ
ꢝ
ꢝ
ꢡ
ꢝ
ꢞ
ꢟ
ꢙ
ꢙ
ꢠ
ꢠ
ꢖ
ꢜ
ꢛ
ꢚ
ꢝ
ꢝ
ꢝ
ꢖ
ꢘ
ꢗ
ꢡ
ꢟ
ꢢ
ꢝ
ꢝ
ꢣ
ꢕ
ꢞ
ꢛ
ꢝ
ꢜ
ꢕ
ꢜ
ꢩ
ꢘ
ꢙ
ꢖ
ꢟ
ꢤ
ꢛ
ꢖ
ꢤ
ꢜ
ꢜ
ꢠ
ꢝ
ꢠ
ꢥ
Copyright 2001, Texas Instruments Incorporated  
ꢒ ꢖ ꢡ ꢙ ꢘꢤ ꢟꢞ ꢜꢝ ꢞꢘ ꢚꢡ ꢣꢕ ꢛꢖ ꢜ ꢜꢘ ꢁꢌ ꢏꢫ ꢊꢑ ꢬ ꢫꢃꢭꢮ ꢃꢮꢈ ꢛꢣꢣ ꢡꢛ ꢙ ꢛ ꢚꢠ ꢜꢠꢙ ꢝ ꢛ ꢙ ꢠ ꢜꢠ ꢝꢜꢠ ꢤ  
ꢙ
ꢘ
ꢞ
ꢜ
ꢘ
ꢙ
ꢚ
ꢜ
ꢘ
ꢝ
ꢡ
ꢕ
ꢗ
ꢕ
ꢞ
ꢠ
ꢙ
ꢜ
ꢦ
ꢜ
ꢠ
ꢙ
ꢘ
ꢗ
ꢉ
ꢠ
ꢧ
ꢛ
ꢌ
ꢖ
ꢚ
ꢠ
ꢝ
ꢜ
ꢛ
ꢖ
ꢤ
ꢙꢤ  
ꢛ
ꢜ ꢠ ꢝ ꢜꢕ ꢖꢪ ꢘꢗ ꢛ ꢣꢣ ꢡꢛ ꢙ ꢛ ꢚ ꢠ ꢜ ꢠ ꢙ ꢝ ꢥ  
ꢙ
ꢛ
ꢖ
ꢜ
ꢩ
ꢥ
ꢊ
ꢙ
ꢘ
ꢤ
ꢜ
ꢕ
ꢘ
ꢞ
ꢠ
ꢝ
ꢕ
ꢖ
ꢪ
ꢤ
ꢘ
ꢠ
ꢘ
ꢜ
ꢖ
ꢠ
ꢞ
ꢠ
ꢝ
ꢛ
ꢙ
ꢕ
ꢣ
ꢕ
ꢖ
ꢞ
ꢣ
ꢟ
ꢟ ꢖꢣ ꢠꢝꢝ ꢘ ꢜꢦꢠ ꢙ ꢨꢕ ꢝꢠ ꢖ ꢘꢜꢠ ꢤꢥ ꢒ ꢖ ꢛꢣ ꢣ ꢘ ꢜꢦꢠ ꢙ ꢡꢙ ꢘ ꢤꢟꢞ ꢜꢝ ꢈ ꢡꢙ ꢘ ꢤꢟꢞ ꢜꢕꢘ ꢖ  
ꢜ
ꢡ
ꢙ
ꢘ
ꢞ
ꢠ
ꢝ
ꢝ
ꢕ
ꢖ
ꢪ
ꢤ
ꢘ
ꢠ
ꢝ
ꢖ
ꢘ
ꢜ
ꢖ
ꢠ
ꢞ
ꢠ
ꢝ
ꢝ
ꢛ
ꢙ
ꢕ
ꢣ
ꢩ
ꢕ
ꢖ
ꢞ
ꢣ
ꢟ
ꢤ
ꢠ
ꢜ
ꢠ
ꢝ
ꢕ
ꢖ
ꢪ
ꢘ
ꢗ
ꢛ
ꢣ
ꢣ
ꢡ
ꢛ
ꢙ
ꢛ
ꢚ
ꢠ
ꢜ
ꢠ
ꢙ
ꢝ
ꢥ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...64

中文翻译

下载PDF

SM320C40HFHM40 替代型号

型号 品牌 替代类型 描述 数据表
SM320C40HFHM50 TI

完全替代

 DIGITAL SIGNAL PROCESSORS
SMJ320C40GFM40 TI

类似代替

 DIGITAL SIGNAL PROCESSORS
5962-9466902QXA TI

类似代替

 DIGITAL SIGNAL PROCESSORS

与SM320C40HFHM40相关器件

型号 品牌 获取价格 描述 数据表
SM320C40HFHM50 TI

获取价格

 		DIGITAL SIGNAL PROCESSORS
SM320C40HFHS60 TI

获取价格

 		DIGITAL SIGNAL PROCESSORS
SM320C40KGDS50CH TI

获取价格

 		32-BIT, OTHER DSP, UUC325, 0.496 X 0.480 INCH, DIE-325
SM320C40KGDS50D TI

获取价格

 		Floating-Point Digital Signal Processors, Military 0-XCEPT -55 to 100
SM320C40TABC50 ETC

获取价格

 		32-Bit Digital Signal Processor
SM320C40TABC50/10 TI

获取价格

 		DIGITAL SIGNAL PROCESSORS
SM320C40TABM40 TI

获取价格

 		32-BIT, 40MHz, OTHER DSP, UUC325
SM320C40TABM40/10 TI

获取价格

 		DIGITAL SIGNAL PROCESSORS
SM320C40TABM50 TI

获取价格

 		32-BIT, 50MHz, OTHER DSP, UUC325
SM320C40TABM50/10 TI

获取价格

 		DIGITAL SIGNAL PROCESSORS

与SM320C40HFHM40相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证