5秒后页面跳转
S5T8554B01-S0B0 PDF预览

S5T8554B01-S0B0

更新时间: 2024-02-01 15:04:32
品牌 Logo 应用领域
三星 - SAMSUNG 解码器编解码器电信集成电路电信电路光电二极管PC
页数 文件大小 规格书
14页 128K
描述
1 CHIP CODEC

S5T8554B01-S0B0 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84压伸定律:MU-LAW
滤波器:YESJESD-30 代码:R-PDSO-G16
长度:10.3 mm负电源额定电压:-5 V
功能数量:1端子数量:16
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:-25 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
座面最大高度:2.65 mm标称供电电压:5 V
表面贴装:YES电信集成电路类型:PCM CODEC
温度等级:OTHER端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mmBase Number Matches:1

S5T8554B01-S0B0 数据手册

 浏览型号S5T8554B01-S0B0的Datasheet PDF文件第1页浏览型号S5T8554B01-S0B0的Datasheet PDF文件第3页浏览型号S5T8554B01-S0B0的Datasheet PDF文件第4页浏览型号S5T8554B01-S0B0的Datasheet PDF文件第5页浏览型号S5T8554B01-S0B0的Datasheet PDF文件第6页浏览型号S5T8554B01-S0B0的Datasheet PDF文件第7页 
S5T8554B/7B  
1 CHIP CODEC  
PIN CONFIGURATION  
VBB  
GNDA  
1
2
3
4
5
6
7
8
16 VFXI+  
15 VFXI-  
14 GSX  
13 TSX  
VFRO  
VCC  
S5T8554B/7B  
FSR  
12 FSXS  
11 DX  
DR  
BCLKR/CLKSEL  
MCLKR/PDN  
10 BCLKX  
9
MCLKX  
PIN DISCRIPTION  
Pin No  
Symbol  
Description  
1
2
3
4
5
6
7
V
V
= - 5V ± 5%  
BB  
BB  
GNDA  
VF O  
Analog ground.  
Analog output of the receive power Amp.  
V = +5 V ± 5%  
CC  
R
V
CC  
FS  
Receive frame sync pulse. 8kHz pulse train  
PCM data input.  
R
D
R
BLCK /  
Logic input which selects either 1.536MHz/1.544MHz or 2.048MHz for master clock  
R
CLKSEL  
in normal operation and BCLK is used for both TX and RX directions.  
X
Alternately direct clock input available, vary from 60kHz to 2.048MHz.  
8
MCLK /  
When MCLK is connected continuously high, the device is powered down.  
R
R
PDN  
Normally connected continuously low, MCLK is selected for all DAC timing.  
X
Alternately direct 1.536MHz/1.544MHz or 2.048MHz clock input available.  
9
MCLK  
Must be 1.536MHz/1.544MHz or 2.048MHz.  
X
10  
BLCK  
May be vary from 64kHz to 2.048MHz but BCLK is externally tied with MCLK in  
X X  
X
normal operation.  
11  
12  
13  
14  
15  
16  
D
PCM data output.  
X
FS  
TS  
TX frame sync pulse. 8kHz pulse train.  
X
X
Changed from high to low during the encoder timeslot. Open drain output.  
GS  
Analog output of the TX input amplifier. Used to set gain through external resistor.  
Inverting input stage of the TX analog signal.  
X
-
VF I  
X
+
VF I  
Non-inverting input stage of the TX analog signal.  
X
2

与S5T8554B01-S0B0相关器件

型号 品牌 描述 获取价格 数据表
S5T8554B02-L0B0 SAMSUNG 1 CHIP CODEC

获取价格

S5T8554B03 SAMSUNG CODEC FOR DIGITAL ANSWERING PHONE

获取价格

S5T8554B03-D0B0 SAMSUNG CODEC FOR DIGITAL ANSWERING PHONE

获取价格

S5T8554B03-S0B0 SAMSUNG CODEC FOR DIGITAL ANSWERING PHONE

获取价格

S5T8555 SAMSUNG TIME SLOT ASSIGNMENT CIRCUIT

获取价格

S5T8555X01-L0B0 SAMSUNG TIME SLOT ASSIGNMENT CIRCUIT

获取价格