5秒后页面跳转
R5F111PGG PDF预览

R5F111PGG

更新时间: 2024-11-06 00:33:03
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
153页 1836K
描述
Ultra-Low Power Technology

R5F111PGG 数据手册

 浏览型号R5F111PGG的Datasheet PDF文件第2页浏览型号R5F111PGG的Datasheet PDF文件第3页浏览型号R5F111PGG的Datasheet PDF文件第4页浏览型号R5F111PGG的Datasheet PDF文件第5页浏览型号R5F111PGG的Datasheet PDF文件第6页浏览型号R5F111PGG的Datasheet PDF文件第7页 
Datasheet  
R01DS0192EJ0210  
Rev. 2.10  
RL78/L1C  
RENESAS MCU  
Aug 12, 2016  
Integrated LCD controller/driver, 12-bit resolution A/D Converter, USB 2.0 controller (function), True Low Power Platform (as low as 112.5  
μA/MHz, and 0.68 μA for RTC2 + LVD), 1.6 V to 3.6 V operation, 64 to 256 Kbyte Flash, 33 DMIPS at 24 MHz, for All LCD Based Applications  
1. OUTLINE  
1.1  
Features  
Ultra-Low Power Technology  
• VDD = single power supply voltage of 1.6 to 3.6 V  
• HALT mode  
Timers  
• 16-bit timer:11 channels  
• 12-bit interval timer:1 channel  
• STOP mode  
• SNOOZE mode  
• Real-time clock 2:1 channel (calendar for 99 years, alarm function,  
and clock correction function)  
• Watchdog timer:1 channel (operable with the dedicated low-speed  
on-chip oscillator)  
RL78 CPU core  
• CISC architecture with 3-stage pipeline  
• Minimum instruction execution time: Can be changed from high  
speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip  
oscillator clock or PLL clock) to ultra-low speed (30.5 μs: @ 32.768  
kHz operation with subsystem clock)  
LCD controller/driver  
• Internal voltage boosting method, capacitor split method, and  
external resistance division method are switchable.  
Note 1  
Note 1  
• Segment signal output: 44 (40)  
to 56 (52)  
• Multiply/divide and multiply/accumulate instructions are supported.  
• Address space: 1 Mbyte  
Note 1  
• Common signal output: 4 (8)  
• General-purpose registers: (8-bit register × 8) × 4 banks  
• On-chip RAM: 8 to 16 KB  
Note 2  
USB  
• USB version 2.0 (function controller)  
• Full-speed transfer (12 Mbps) and low-speed transfer (1.5 Mbps) are  
supported  
• Compliant to Battery Charging Specification Revision 1.2  
Code Flash Memory  
• Code flash memory: 64 to 256 KB  
• Block size: 1 KB  
• Prohibition of block erase and rewriting (security function)  
• On-chip debug function  
• Self-programming (with boot swap function/flash shield window  
function)  
A/D converter  
• 8/10-bit resolution A/D converter (VDD = 1.6 to 3.6 V)  
• 12-bit resolution A/D converter (VDD = 2.4 to 3.6 V)  
• Analog input: 9 to 13 channels  
Note  
• Internal reference voltage (TYP. 1.45 V) and temperature sensor  
Data Flash Memory  
2
• Data flash memory: 8 KB  
• Background operation (BGO): Instructions can be executed from the  
program memory while rewriting the data flash memory.  
• Number of rewrites: 1,000,000 times (TYP.)  
• Voltage of rewrites: VDD = 1.8 to 3.6 V  
D/A converter  
• 8-bit resolution D/A converter (VDD = 1.6 to 3.6 V)  
• Analog output: 2 channels  
• Output voltage: 0 V to VDD  
• Real-time output function  
High-speed On-chip Oscillator  
• Select from 48 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4  
MHz, 3 MHz, 2 MHz, and 1 MHz  
• High accuracy: ±1.0% (VDD = 1.8 to 3.6 V, TA = -20 to +85 °C)  
Comparator  
• 2 channels  
• Operating modes: Comparator high-speed mode, comparator low-  
speed mode, window mode  
• The external reference voltage or internal reference voltage can be  
selected as the reference voltage.  
Operating ambient temperature  
• TA = -40 to +85 °C (A: Consumer applications)  
• TA = -40 to +105 °C (G: Industrial applications)  
I/O ports  
Power management and reset function  
• On-chip power-on-reset (POR) circuit  
• On-chip voltage detector (LVD) (Select interrupt and reset from 12  
levels)  
• I/O ports: 59 to 77 (N-ch open drain I/O [withstand voltage of 6 V]: 2)  
• Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up  
resistor  
• On-chip key interrupt function  
• On-chip clock output/buzzer output controller  
Data transfer controller (DTC)  
• Transfer modes: Normal transfer mode, repeat transfer mode, block  
transfer mode  
• Activation sources: Activated by interrupt sources (30 to 33 sources).  
• Chain transfer function  
Others  
• On-chip BCD (binary-coded decimal) correction circuit  
Note 1.  
Note 2.  
Remark  
The number in parentheses indicates the number of  
signal outputs when 8 coms are used.  
Event link controller (ELC)  
• Event signals of 30 or 31 types can be linked to the specified  
peripheral function.  
Selectable only in HS (high-speed main) mode.  
The functions mounted depend on the product. See  
Serial interfaces  
1.6 Outline of Functions.  
• CSI:4 channels  
• UART/UART (LIN-bus supported):4 channels  
2
2
• I C/simplified I C:5 channels  
R01DS0192EJ0210 Rev. 2.10  
Aug 12, 2016  
Page 1 of 149  

与R5F111PGG相关器件

型号 品牌 获取价格 描述 数据表
R5F111PH RENESAS

获取价格

RENESAS MCU
R5F111PHA RENESAS

获取价格

Ultra-Low Power Technology
R5F111PHG RENESAS

获取价格

Ultra-Low Power Technology
R5F111PJ RENESAS

获取价格

RENESAS MCU
R5F111PJA RENESAS

获取价格

Ultra-Low Power Technology
R5F111PJG RENESAS

获取价格

Ultra-Low Power Technology
R5F11768 RENESAS

获取价格

Ultra-low power consumption technology
R5F1176A RENESAS

获取价格

Ultra-low power consumption technology
R5F11778 RENESAS

获取价格

Ultra-low power consumption technology
R5F1177A RENESAS

获取价格

Ultra-low power consumption technology