5秒后页面跳转
捷配首页

Datasheet > 电源电路 > 开关式稳压器或控制器> PT5061R
PT5061R PDF预览

PT5061R

更新时间： 2024-11-11 12:13:55
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
6页 124K
描述
Single Device: 5V Input Complimentary Dual Output:

阅读下载

中文翻译

获取价格

PT5061R 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：MODULE
包装说明：, SIP12,TB针数：12
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.73
模拟集成电路 - 其他类型：SWITCHING REGULATOR控制模式：VOLTAGE-MODE
最大输入电压：11 V最小输入电压：4.75 V
标称输入电压：5 VJESD-30 代码：R-XSMA-T12
功能数量：1端子数量：12
最高工作温度：85 °C最低工作温度：
最大输出电流：0.75 A封装主体材料：UNSPECIFIED
封装等效代码：SIP12,TB封装形状：RECTANGULAR
封装形式：MICROELECTRONIC ASSEMBLY峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified子类别：Switching Regulator or Controllers
表面贴装：NO切换器配置：BOOST
最大切换频率：650 kHz技术：HYBRID
温度等级：OTHER端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：SINGLE
处于峰值回流温度下的最长时间：NOT SPECIFIEDBase Number Matches：1

PT5061R 数据手册

 浏览型号PT5061R的Datasheet PDF文件第2页浏览型号PT5061R的Datasheet PDF文件第3页浏览型号PT5061R的Datasheet PDF文件第4页浏览型号PT5061R的Datasheet PDF文件第5页浏览型号PT5061R的Datasheet PDF文件第6页 
PT5060 Series  
9-W +5V-Input Dual-Output  
Integrated Switching Regulator  
SLTS027B  
(Revised 12/19/2001)  
Features  
• Single Device:  
Description  
+ꢀV Input  
The PTꢀ060 series of dual-output  
Integrated Switching Regulators (ISRs)  
provide a complimentary ±±1V or ±±ꢀV  
from a single +ꢀV input. Applications  
include systems that require power for  
analog interface circuitry, such as D/A  
and A/D converters, and Op Amps. The  
output voltage can be adjusted with an  
external resistor. These ISRs are made  
available in a ±1-pin single in-line pin  
(SIP) package. Note that these modules  
are are not short-circuit protected.  
• Complimentary Dual Output:  
±±1V, ±±ꢀV  
• Wide Input Voltage Range  
• 8ꢀ% Efficiency  
• Adjustable Output Voltage  
• Laser-trimmed  
Pin-Out Information  
Ordering Information  
PT 5061¨ = ±±1 Volts  
PT 5062¨ = ±±ꢀ Volts  
Pin Function  
±
–Vo1  
GND  
Vin  
Standard Application  
1
PT Series Suffix  
(PT1234x)  
Vo adj  
3
4
Vin  
Case/Pin  
O rder  
Package  
11  
Configuration  
Suffix  
Code *  
1
–Vo2  
+Vo1  
ꢀ
Vin  
Vin  
3,4,5  
PT5060  
Vertical  
Horizontal  
SMD  
Vertical, Side Tabs  
Horizontal, Side Tabs  
SMD, Side Tabs  
N
A
C
R
G
B
(ECD)  
(ECA)  
(ECC)  
(ECE)  
(ECG)  
(ECK)  
8,9,10  
6GND  
7
GND  
2,6,7  
+
8
+Vo±  
C1  
100µF  
9
+Vo±  
COM  
COM  
±0  
±±  
±1  
+Vo±  
Vo Adj  
* Previously known as package style 300.  
Do Not Connect  
C± = Required ±00µF electrolytic  
(Reference the applicable package code drawing  
for the dimensions and PC board layout)  
Specifications (Unless otherwise stated, Ta =1ꢀ°C, Vin =+ꢀV, Io =Iomax, C± =±00µF)  
PT5060 SERIES  
Characteristics  
Symbol  
Conditions  
Min  
Typ  
Max  
Units  
Output Current  
Io  
Over Vin range  
Vo± = +±1V  
Vo1 = –±1V  
0.0ꢀ  
0.0ꢀ  
—
—
0.ꢀ0  
0.1ꢀ  
A
(±)  
(±)  
Vo± = +±ꢀV  
Vo1 = –±ꢀV  
0.0ꢀ  
0.0ꢀ  
—
—
0.40  
0.10  
A
(1)  
(3)  
Current Limit  
Inrush Current  
Ilim  
—
±ꢀ0  
—
%Iomax  
Iir  
ttr  
On start up  
—
—
ꢀ.ꢀ  
1
—
—
A
mSec  
Input Voltage Range  
Vin  
Over Io range  
4.7ꢀ  
—
+Vo –±  
V
Output Voltage Tolerance  
∆Vo  
Over Vin and Io ranges  
+Vo±  
–Vo1  
—
—
±±.ꢀ  
±ꢀ  
±3.0  
±±0  
%Vo  
Ta= 0°C to SOA limit (3)  
Line Regulation  
Load Regulation  
Vo Ripple (pk-pk)  
Regline  
Regload  
Vn  
Over Vin range  
—
—
±0.ꢀ  
±0.ꢀ  
±±.0  
±±.0  
%Vo  
%Vo  
0.± ≤ Io ≤ Iomax  
10MHz bandwidth  
+Vo±  
–Vo1  
—
—
±±.ꢀ  
±1  
±3  
±3  
%Vo  
Transient Response  
ttr  
1ꢀ% load change  
—
—
±00  
3
—
ꢀ
µSec  
%Vo  
Vos  
Vo over/undershoot  
Efficiency  
η
Io=0.1A each output  
Over Vin and Io ranges  
—
—
—
0
8ꢀ  
6ꢀ0  
—
—
%
Switching Frequency  
Operating Temperature Range  
Storage Temperature  
Mechanical Shock  
ƒs  
—
kHz  
°C  
°C  
Ta  
Ts  
+8ꢀ (4)  
+±1ꢀ  
–40  
—
Per Mil-STD-883D, Method 1001.3,  
± msec, Half Sine, mounted to a fixture  
—
—
ꢀ00  
—
G’s  
Mechanical Vibration  
Per Mil-STD-883D, Method 1007.1  
10-1000 Hz, Soldered in a PC board  
±ꢀ  
—
—
G’s  
—
Weight  
6.ꢀ  
grams  
Notes: (1)Do not operate thes negative output rail of these ISRs below the minimum load.  
(2)ISRs based on  
a boost topology are not short-circuit protected.  
(3)The inrush current stated is above the normal input current for the associated output load.  
(4)See Safe Operating Area curves or consult the factory for the appropr.iate derating  
For technical support and more information, see inside back cover or visit www.ti.com  
123456

中文翻译

下载PDF

与PT5061R相关器件

型号 品牌 获取价格 描述 数据表
PT5062 TI

获取价格

 		+5V to !2V/15V 9W DUAL OUTPUT INTEGRATED SWITCHING REGULATOR
PT5062 PULSE

获取价格

 		TELECOMMUNICATIONS PRODUCTS
PT506-24A ETC

获取价格

 		PAN/TILT AND ZOOM LENS FUNCTIONS, MULTIPLE LOCATIONS
PT506-24A220 ETC

获取价格

 		PAN/TILT AND ZOOM LENS FUNCTIONS, MULTIPLE LOCATIONS
PT506-24DT ETC

获取价格

 		PAN/TILT AND ZOOM LENS FUNCTIONS, MULTIPLE LOCATIONS
PT506-24DT220 ETC

获取价格

 		PAN/TILT AND ZOOM LENS FUNCTIONS, MULTIPLE LOCATIONS
PT5062A TI

获取价格

 		Single Device: 5V Input Complimentary Dual Output:
PT5062B ETC

获取价格

 		Analog IC
PT5062C TI

获取价格

 		Single Device: 5V Input Complimentary Dual Output:
PT5062G TI

获取价格

 		Single Device: 5V Input Complimentary Dual Output:

与PT5061R相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证