Datasheet > PPXD4030VVU264R

PPXD4030VVU264R

更新时间： 2022-03-18 07:39:19

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		微控制器
页数	文件大小	规格书
23页	116K
描述
32-bit Power ArchitectureÂ® Microcontrollers for Real-Time Applications

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PPXD4030VVU264R 数据手册

Features

•

Multiple-mapping support and mapping-based block access timing (0–31 additional cycles)

allowing use for emulation of other memory types

•

Software programmable block program/erase restriction control

ECC with single-bit correction, double-bit detection

Minimum program size is two consecutive 32-bit words, aligned on a 0-modulo-8 byte address

(due to ECC)

•

Embedded hardware program and erase algorithm

Erase suspend, program suspend and erase-suspended program

Shadow information stored in non-volatile shadow block

Independent program/erase of the shadow block

2.5.3

General-purpose static RAM (SRAM)

The PXR40 SRAM module provides an internal general-purpose 256 KB memory block. The SRAM

controller includes these features:

•

Supports read/write accesses mapped to the SRAM memory from any master

32 KB block powered by separate supply for standby operation (contents retained)

Byte, halfword, word, and doubleword addressable

ECC performs single-bit correction, double-bit detection on 64-bit data elements

ECC single-bit error corrections are optionally visible to software

2.5.4

Error correction status module (ECSM)

The error correction status module (ECSM) provides the following:

•

Status information regarding platform memory errors reported by error detection code (EDC) and

error correcting code (ECC) hardware

— Single-bit correction reporting for SRAM and flash memory

— Multi-bit error reporting

•

Includes facilities to allow CPU software to test the error ECC and EDC operation for on-chip

memories by supporting injection of arbitrary error patterns

2.5.5

Enhanced modular input output system (Timer—eMIOS)

The eMIOS module provides the functionality to generate or measure time events. A unified channel (UC)

module is employed that provides a superset of the functionality of all of the MIOS channels used on

MPC5500 family devices, while providing a consistent user interface. This allows more flexibility as each

unified channel can be programmed for different functions in different applications. To identify as many

as two timed events, each UC contains two comparators, a time base selector and registers. This structure

is able to produce match-events, which can be configured to measure or generate a waveform.

PXR40 Product Brief, Rev. 1

Freescale Semiconductor

Preliminary—Subject to Change Without Notice

1...4 5 678 9 10...23

下载PDF

与PPXD4030VVU264R相关器件

型号	品牌	描述	获取价格	数据表
PPXI-V04-FX-1152-01	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格
PPXI-V04-FX-1152-02	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格
PPXI-V04-FX-1152-03	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格
PPXI-V04-FX-1152-04	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格
PPXI-V04-FX-1152-05	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格
PPXI-V04-FX-1152-08	SAMTEC	IC Socket, FPGA1152, 1152 Contact(s),	获取价格