Features
2.3
PXN21 Block Diagram
Figure 2 shows a top-level block diagram of the PXN21.
PXN21 Block Diagram
Debug
JTAG
32 kHz
XTAL
4–40 MHz
XTAL
16 MHz
IRC
VREG
Controller
Masters
e200z650 Core
VLE
Nexus3 (Z6)
RTC/API
SWT
STM
INTC
PIT
128 kHz
IRC
FMPLL
Nexus2+ (Z0)
MMU (32 TLB)
FPU/SPE
Semaphores
e200z0 Core
32-ch DMA
Mux
32 KB Cache
4/8 Way
VLE
BAM
SIU
Crossbar Switch (XBAR)
Memory Protection Unit (MPU)
2 MB
Flash
(ECC)
PBRIDGE B
PBRIDGE A
128 KB
SRAM
(ECC)
2
8 x UART/LIN
64 x ADC
2 x I
C
4 x UART/LIN
2 x SPI
2 x SPI
Standby RAM
ECSM
2
ECSM
32 x eMIOS
5 x CAN
2 x I
C
CTU
MPU
NDI
– Memory protection unit
– Nexus debug interface
ADC
BAM
CAN
CTU
ECC
ECSM
eDMA
eMIOS
FMPLL
I2C
– Analog-to-digital converter
– Boot assist module
– Controller area network controller
– Cross triggering unit
PBRIDGE – Peripheral I/O bridge
PIT
RTC
SIU
SPI
– Periodic interrupt timer
– Real time clock
– System integration unit
– Serial peripheral interface controller
– System timer module
– Software watchdog timer
– Error correction code
– Error correction status module
– Enhanced direct memory access controller
– Timed input/output
– Frequency-modulated phase-locked loop
– Inter-integrated circuit controller
– Interrupt controller
STM
SWT
UART/LIN – Universal asynchronous receiver/transmitter/
INTC
JTAG
local interconnect network
– Voltage regulator
– Joint Test Action Group interface
VREG
Figure 2. PXN21 Block Diagram
2.4
Critical Performance Parameters
The critical performance parameters of the PXN20 devices feature the following:
•
Fully static design operation up to a maximum of 116 MHz, based on 105 C ambient
PXN20 Product Brief, Rev. 1
Freescale Semiconductor
5