Intel StrataFlash® Cellular Memory (M18)
Table 31.
Voltage / NOR Flash CE# Configuration Decoder
I/O
Voltage
(Volt)
Code
Core Voltage (Volt)
CE# Configuration
R
Q
P
3.0
1.8
Virtual Address
1.8
3.0
1.8
3.0
Virtual Address
Virtual Address
Table 32.
Parameter / Mux Configuration Decoder
Code, Mux
Identificati
on
Number of Flash
Flash Die
1
Flash Die
2
Flash Die
3
Flash Die
4
Bus Width
Die
0 = Non Mux
1 = AD Mux
Notation used for stacks that contain no parameter
blocks
Any
NA
3 = "Full" AD
Mux
1
2
3
4
2
4
1
2
3
4
2
4
Bottom
Bottom
Bottom
Bottom
Bottom
Bottom
Top
-
-
-
Top
-
-
B = Non Mux
C = AD Mux
X16
X32
X16
X32
Bottom
Top
Top
-
Bottom
Top
F = "Full" Ad
Mux
Bottom
Bottom
-
-
-
Top
Top
-
-
T = Non Mux
U = AD Mux
Top
Bottom
Top
-
-
Top
Bottom
Top
-
W = "Full" Ad
Mux
Top
Bottom
Top
Bottom
-
Top
-
Top
Top
Bottom
Bottom
Table 33.
Ballout Decoder
Code
Ballout Definition
0 (Zero)
SDiscrete ballout (Easay BGA and TSOP)
B
x16D ballout, 105 ball (x16 NOR + NAND + DRAM Share Bus)
x16C ballout, 107 ball (x16 NOR + NAND + PSRAM Share Bus)
QUAD/+ ballout, 88 ball (x16 NOR + PSRAM Share Bus)
x32SH ballout, 106 ball (x32 NOR only Share Bus)
C
Q
U
V
x16SB ballout, 165 ball (x16 NOR / NAND + x16 DRAM Split Bus
x48D ballout, 165 ball (x16/x32 NOR + NAND + DRAM Split Bus
W
Intel StrataFlash® Cellular Memory (M18)
DS
68
July 2007
Document Number: 309823-009US