Version 0.8 2007
Features
PEX 8616
PCIe Gen2, 5.0GT/s 16-lane, 4-port Switch
PEX 8616 General Features
o 16-lane, 4-port PCIe Gen2 switch
- Integrated 5.0 GT/s SerDes
o 19 x 19mm2, 324-pin FCBGA package
o Typical Power: < 3.0 Watts
The ExpressLaneTM PEX 8616 device offers PCI Express switching
capability enabling users to add scalable high bandwidth, non-blocking
interconnection to a wide variety of applications including
workstations, storage systems, communications platforms,
embedded systems, and intelligent I/O modules. The PEX 8616 is
well suited for fan-out, aggregation, and peer-to-peer applications.
PEX 8616 Key Features
o Standards Compliant
- PCI Express Base Specification, r2.0
(backwards compatible w/ PCIe r1.0a/1.1)
- PCI Power Management Spec, r1.2
- Microsoft Vista Compliant
- Supports Access Control Services
- Dynamic link-width control
- Dynamic SerDes speed control
o High Performance
- Non-blocking switch fabric
- Full line rate on all ports
- Packet Cut-Thru with 150ns max packet
latency (x4 to x4)
- 2KB Max Payload Size
High Performance & Low Packet Latency
The PEX 8616 architecture supports packet cut-thru with a maximum
latency of 150ns (x4 to x4). This, combined with large packet memory and
non-blocking internal switch architecture, provides full line rate on all ports
for performance-hungry applications such as servers and switch fabrics.
The low latency enables applications to achieve high throughput and
performance. In addition to low latency, the device supports a max payload
size of 2048 bytes, enabling the user to achieve even higher throughput.
- Read Pacing (bandwidth throttling)
- Dual-Cast
o Flexible Configuration
- Ports configurable as x1, x2, x4, x8
- Registers configurable with strapping
pins, EEPROM, I2C, or host software
- Lane and polarity reversal
- Compatible with PCIe 1.0a PM
o Dual-Host & Fail-Over Support
- Configurable Non-Transparent port
- Moveable upstream port
Data Integrity
The PEX 8616 provides end-to-end CRC (ECRC) protection and Poison bit
support to enable designs that require end-to-end data integrity. PLX also
supports data path parity and memory (RAM) error correction as packets
pass through the switch.
- Crosslink port capability
o Quality of Service (QoS)
Flexible Register & Port Configuration
- Eight traffic classes per port
- Weighted round-robin source
port arbitration
o Reliability, Availability, Serviceability
- 2 Hot Plug Ports with native HP Signals
- All ports hot plug capable thru I2C
(Hot Plug Controller on every port)
- ECRC and Poison bit support
- Data Path parity
- Memory (RAM) Error Correction
- INTA# and FATAL_ERR# signals
- Advanced Error Reporting
- Port Status bits and GPIO available
- Per port error diagnostics
The PEX 8616’s 4 ports can be configured to lane widths of x1, x2, x4, or
x8. Flexible buffer allocation, along with the device's flexible packet flow
control, maximizes throughput for applications where more traffic flows in
the downstream, rather than upstream, direction. Any port can be designated
as the upstream port, which can be changed dynamically. The PEX 8616 also
provides several ways to
x8
x4
configure its registers.
The device can be
configured through
strapping pins, I2C
PEX 8616
PEX 8616
interface, host software,
or an optional serial
EEPROM. This allows for
easy debug during the
development phase,
performance monitoring
during the operation
phase, and driver or
software upgrade. Figure
1 shows some of the PEX
8616’s common port
configurations.
- Performance Monitoring
• Per port payload & header counters
- JTAG AC/DC boundary scan
x4
x4
x8
x4 x4 x4
x4
NT
PEX 8616
PEX 8616
x8
x4 x2 x2
Figure 1. Common Port Configurations
Preliminary - PLX Confidential
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
