PEEL™ 22CV10AZ-25
CMOS Programmable Electrically Erasable Logic Device
Architectural Flexibility
Features
-
133 product terms x 44 input AND array
Ultra Low Power Operation
-
-
-
-
-
-
Up to 22 inputs and 10 I/O pins
- IcCcC= 10 µA (typical) at standby
- V = 5 Volts ±10%
12 possible macrocell configurations
Synchronous preset, asynchronous clear
Independent output enables
- Icc = 2 mA (typical) at 1 MHz
- tPD = 25ns.
Programmable clock source and polarity
24-pin DIP/SOIC/TSSOP and 28-pin PLCC
CMOS Electrically Erasable Technology
- Superior factory testing
-
Reprogrammable in plastic package
Reduces retrofit and development costs
Application Versatility
-
-
-
-
Replaces random logic
Pin and JEDEC compatible with 22V10
Ideal for power-sensitive systems
Development/Programmer Support
- Third party software and programmers
- Anachip PLACE Development Software
General Description
The PEEL™22CV10AZ is JEDEC file compatible with standard
22V10 PLDs. Eight additional configurations per macrocell (a
total of 12) are also available by using the “+” software/program-
ming option (i.e., 22CV10AZ+ & 22CV10AZ++). The additional
macrocell configurations allow more logic to be put into every
device, potentially reducing the design's component count and
lowering the power requirements even further.
The PEEL™22CV10AZ is a Programmable Electrically Erasable
Logic (PEEL™) device that provides a low power alternative to
ordinary PLDs. The PEEL™22CV10AZ is available in 24-pin
DIP, SOIC, TSSOP and 28-pin PLCC packages (see Figure 19). A
“zero-power” (100µA max. ICC) standby mode makes the
PEEL™22CV10AZ ideal for power sensitive applications such as
handheld meters, portable communication equipment and lap- top
computers/ peripherals. EE-reprogrammability provides the
convenience of instant reprogramming for development and a
reusable production inventory minimizing the impact of pro-
gramming changes or errors. EE-reprogrammability also
improves factory testability, thus ensuring the highest quality
possible.
Development
and
programming
support
for
the
PEEL™22CV10AZ is provided by popular third-party program-
mers and development software. Anachip also offers free Win-
PLACE development software.
Figure 19 Block Diagram
Figure 19 Pin Configuration
I/CLK
1
24
VCC
I
I
2
3
23
22
I/O
I/O
I
I
4
5
21
20
I/O
I/O
I
I
6
7
19
18
I/O
I/O
I
I
I
8
17
16
15
I/O
I/O
I/O
9
10
I
11
12
14
13
I/O
I
GND
TSSOP
DIP
PLCC
SOIC
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent
accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10