5秒后页面跳转
捷配首页

Datasheet > PEEL22CV10AP-10
PEEL22CV10AP-10 PDF预览

PEEL22CV10AP-10

更新时间： 2024-11-24 20:27:27
品牌 Logo 应用领域
美台 - DIODES 时钟光电二极管可编程逻辑
页数 文件大小 规格书
10页 350K
描述
EE PLD, 10ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24

阅读下载

中文翻译

获取价格

PEEL22CV10AP-10 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：DIP包装说明：0.300 INCH, PLASTIC, DIP-24
针数：24Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.05
Is Samacsys：N其他特性：10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
架构：PAL-TYPE最大时钟频率：90.9 MHz
JESD-30 代码：R-PDIP-T24JESD-609代码：e0
长度：31.75 mm专用输入次数：11
I/O 线路数量：10输入次数：22
输出次数：10产品条款数：132
端子数量：24最高工作温度：70 °C
最低工作温度：组织：11 DEDICATED INPUTS, 10 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：235电源：5 V
可编程逻辑类型：EE PLD传播延迟：10 ns
认证状态：Not Qualified子类别：Programmable Logic Devices
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：NO
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：10宽度：7.62 mm
Base Number Matches：1

PEEL22CV10AP-10 数据手册

 浏览型号PEEL22CV10AP-10的Datasheet PDF文件第2页浏览型号PEEL22CV10AP-10的Datasheet PDF文件第3页浏览型号PEEL22CV10AP-10的Datasheet PDF文件第4页浏览型号PEEL22CV10AP-10的Datasheet PDF文件第5页浏览型号PEEL22CV10AP-10的Datasheet PDF文件第6页浏览型号PEEL22CV10AP-10的Datasheet PDF文件第7页 
Not recommended for New designs -  
contact factory for availability  
PEEL™ 22CV10A-7/-10/-15/-25  
CMOS Programmable Electrically Erasable Logic Device  
Features  
High Speed/Low Power  
Architectural Flexibility  
- Speeds ranging from 7ns to 25ns  
- 132 product term X 44 input AND array  
- Up to 22 inputs and 10 outputs  
- Power as low as 30mA at 25MHz  
- Up to 12 configurations per macrocell  
- Synchronous preset, asynchronous clear  
- Independent output enables  
Electrically Erasable Technology  
- Superior factory testing  
- Reprogrammable in plastic package  
- Reduces retrofit and development costs  
- 24-pin DIP/SOIC/TSSOP and 28-pin PLCC  
Application Versatility  
Development/Programmer Support  
- Third party software and programmers  
- Anachip PLACE Development Software  
- Replaces random logic  
- Pin and JEDEC compatible with 22V10  
- Enhanced Architecture fits more logic  
than ordinary PLDs  
General Description  
The PEEL™22CV10A is a Programmable Electrically Eras-  
able Logic (PEEL™) device providing an attractive alterna-  
tive to ordinary PLDs. The PEEL™22CV10A offers the  
performance, flexibility, ease of design and production  
practicality needed by logic designers today. The  
PEEL™22CV10A is available in 24-pin DIP, SOIC, TSSOP  
and 28-pin PLCC packages (see Figure 1), with speeds  
ranging from 7ns to 25ns and with power consumption as low  
as 30mA. EE-reprogrammability provides the conve- nience  
of instant reprogramming for development and a reusable  
also improves factory testability, thus ensuring the highest  
quality possible. The PEEL™22CV10A is JEDEC file com-  
patible with standard 22V10 PLDs. Eight additional configu-  
rations per macrocell (a total of 12) are also available by  
using the “+” software/programming option (i.e., 22CV10A+  
& 22CV10A++). The additional macrocell configurations  
allow more logic to be put into every design. Programming  
and development support for the PEEL™22CV10A are pro-  
vided by popular third-party programmers and develop-  
ment software. Anachip also offers free PLACE  
development software.  
production  
inventory,  
minimizing  
the  
impact  
of  
programming changes or errors. EE-reprogrammability  
Figure 1. Pin Configuration  
Figure 2. Block Diagram  
I/CLK  
1
24  
VCC  
I
I
2
3
23  
22  
I/O  
I/O  
I
I
4
5
21  
20  
I/O  
I/O  
I
I
6
7
19  
18  
I/O  
I/O  
I
I
I
8
17  
16  
15  
I/O  
I/O  
I/O  
9
10  
I
11  
12  
14  
13  
I/O  
I
GND  
TSSOP  
DIP  
SOIC  
PLCC  
*Optional extra ground pin for  
-7/I-7 speed grade.  
9
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under  
any patent accompany the sale of the product.  
Rev. 1.0 Dec 16, 2004  
1/10  
1234567...10

中文翻译

下载PDF

与PEEL22CV10AP-10相关器件

型号 品牌 获取价格 描述 数据表
PEEL22CV10AP-10L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22CV10AP-10L ICT

获取价格

 		EE PLD, 10ns, CMOS, PDIP24, 0.300 INCH, LEAD FREE, PLASTIC, DIP-24
PEEL22CV10AP-10L DIODES

获取价格

 		EE PLD, 10ns, CMOS, PDIP24, 0.300 INCH, LEAD FREE, PLASTIC, DIP-24
PEEL22CV10AP12 ETC

获取价格

 		ASIC
PEEL22CV10AP15 ETC

获取价格

 		IC GAL WIEDER PROGRAMMIERBAR
PEEL22CV10AP-15 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22CV10AP-15 DIODES

获取价格

 		EE PLD, 15ns, PAL-Type, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24
PEEL22CV10AP-15L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22CV10AP-15L DIODES

获取价格

 		EE PLD, 15ns, CMOS, PDIP24, 0.300 INCH, LEAD FREE, PLASTIC, DIP-24
PEEL22CV10AP-15L ICT

获取价格

 		EE PLD, 15ns, CMOS, PDIP24, 0.300 INCH, LEAD FREE, PLASTIC, DIP-24

与PEEL22CV10AP-10相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证