Datasheet > PEEL16CV8

PEEL16CV8

更新时间： 2024-11-17 22:26:43

品牌	Logo	应用领域
易亨 - ANACHIP		/
页数	文件大小	规格书
11页	386K
描述
CMOS Programmable Electrically Erasable Logic Device

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PEEL16CV8 数据手册

PEEL™ 16CV8 -25

CMOS Programmable Electrically Erasable Logic Device

Features

Compatible with Popular 16V8 Devices

- 16V8 socket and function compatible

Multiple Speed, Power Options

- Speeds range 25ns

- Programs with standard 16V8 JEDEC file

- 20-pin DIP, SOIC, TSSOP, and PLCC

- Power as low as 37mA @ 25mHZ

Development / Programmer Support

- Third party software and programmers

CMOS Electrically Erasable Technology

- Superior factory testing

- Reprogrammable in plastic package

- Reduces retrofit and development costs

- Anachip WinPLACE Development Software

- Automatic programmer translation and JEDEC file translation

software available for the most popular PAL devices

Application Versatility

- Replaces random logic

- Super sets standard 20-pin PLDs (PALs)

General Description

The PEEL^TM16CV8 is a Programmable Electrically Erasable Logic

The PEEL^TM16CV8 architecture allows it to replace over standard 20-

pin PLDs (PAL, GAL, EPLD etc.). See Figure 2. Anachip’s PEEL^TM

16CV8 can be programmed with existing 16CV8 JEDEC file. Some pro-

grammers also allow the PEEL^TM16CV8 to be programmed directly

from PLD 16L8, 16R4, 16R6 and 16R8 JEDEC files. Additional develop-

ment and programming support for the PEEL^TM16CV8 is provided by

popular third-party programmers and development software. Anachip

also offers free WinPLACE development software.

(PEEL) device providing an attractive alternative to ordinary PLDs. The

PEEL^TM16CV8 offers the performance, flexibility, ease of design and

production practicality needed by logic designers today.

The PEEL^TM16CV8 is available in 20-pin DIP, PLCC, SOIC and TSSOP

packages (see Figure 1) with 25ns speed and power consumption as low

as 37mA. EE-Reprogrammability provides the convenience of instant

reprogramming for development and reusable production inven- tory

minimizing the impact of programming changes or errors. EE-

Reprogrammability also improves factory testability, thus assuring the

highest quality possible.

Figure 1 - Pin Configuration

Figure 2 - Block Diagram

This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under

any patent accompany the sale of the product.

Rev. 1.0 Dec 16, 2004

1/11

12 3 4 5 6 7...11

中文翻译

下载PDF

与PEEL16CV8相关器件

型号	品牌	获取价格	描述	数据表
PEEL16CV8J15	ETC	获取价格	Logic IC
PEEL16CV8J-15	ICT	获取价格	EE PLD, 15ns, CMOS, PQCC20, PLASTIC, LCC-20
PEEL16CV8J25	ETC	获取价格	Logic IC
PEEL16CV8J-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL16CV8J-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL16CV8P15	ETC	获取价格	Logic IC
PEEL16CV8P-15	ICT	获取价格	EE PLD, 15ns, CMOS, PDIP20, 0.300 INCH, PLASTIC, DIP-20
PEEL16CV8P25	ETC	获取价格	Logic IC
PEEL16CV8P-25	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device
PEEL16CV8P-25L	ANACHIP	获取价格	CMOS Programmable Electrically Erasable Logic Device

与PEEL16CV8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL16CV8

PEEL16CV8 数据手册

与PEEL16CV8相关器件

与PEEL16CV8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PEEL16CV8

PEEL16CV8 数据手册

与PEEL16CV8相关器件

与PEEL16CV8相关文章

您还可以找

您在本页遇到什么问题？