Datasheet > PD46184095BF1-E40Y-EQ1

PD46184095BF1-E40Y-EQ1

更新时间： 2024-11-24 12:03:35

品牌	Logo	应用领域
瑞萨 - RENESAS		静态存储器双倍数据速率
页数	文件大小	规格书
34页	601K
描述
18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PD46184095BF1-E40Y-EQ1 数据手册

浏览型号PD46184095BF1-E40Y-EQ1的Datasheet PDF文件第2页

浏览型号PD46184095BF1-E40Y-EQ1的Datasheet PDF文件第3页

浏览型号PD46184095BF1-E40Y-EQ1的Datasheet PDF文件第4页

浏览型号PD46184095BF1-E40Y-EQ1的Datasheet PDF文件第5页

浏览型号PD46184095BF1-E40Y-EQ1的Datasheet PDF文件第6页

Datasheet

μPD46184095B

μPD46184185B

R10DS0115EJ0200

Rev.2.00

18M-BIT DDR II SRAM SEPARATE I/O

2-WORD BURST OPERATION

Nov 09, 2012

Description

The μPD46184095B is a 2,097,152-word by 9-bit and the μPD46184185B is a 1,048,576-word by 18-bit synchronous

double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μPD46184095B and μPD46184185B integrate unique synchronous peripheral circuitry and a burst counter. All input

registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and

wide bit configuration. These products are packaged in 165-pin PLASTIC BGA.

Features

• 1.8 0.1 V power supply

• 165-pin PLASTIC BGA (13 x 15)

• HSTL interface

• PLL circuitry for wide output data valid window and future frequency scaling

• Separate independent read and write data ports

• DDR read or write operation initiated each cycle

• Pipelined double data rate operation

• Separate data input/output bus

• Two-tick burst for low DDR transaction size

• Two input clocks (K and K#) for precise DDR timing at clock rising edges only

• Two output clocks (C and C#) for precise flight time and clock skew matching-clock

and data delivered together to receiving device

• Internally self-timed write control

• Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed.

• User programmable impedance output (35 to 70 Ω)

• Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz)

• Simple control logic for easy depth expansion

• JTAG 1149.1 compatible test access port

R10DS0115EJ0200 Rev.2.00

Nov 09, 2012

Page 1 of 34

12 3 4 5 6 7...34

中文翻译

下载PDF

与PD46184095BF1-E40Y-EQ1相关器件

型号	品牌	获取价格	描述	数据表
PD46184095BF1-E40Y-EQ1-A	RENESAS	获取价格	18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
PD46184182B	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E33-EQ1	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E33-EQ1-A	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E33Y-EQ1	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E33Y-EQ1-A	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E40-EQ1	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E40-EQ1-A	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E40Y-EQ1	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION
PD46184182BF1-E40Y-EQ1-A	RENESAS	获取价格	18M-BIT DDR II SRAM 2-WORD BURST OPERATION