Datasheet > 逻辑 > 计数器> NLV14569BDWR2G

NLV14569BDWR2G

更新时间： 2024-11-05 11:01:43

品牌	Logo	应用领域
安森美 - ONSEMI		计数器
页数	文件大小	规格书
14页	146K
描述
可编程 N 分频双 4 位二进制/BCD 倒数计数器

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NLV14569BDWR2G 数据手册

MC14569B

Programmable Divide−By−N

Dual 4−Bit Binary/BCD

Down Counter

The MC14569B is a programmable divide−by−N dual 4−bit binary

or BCD down counter constructed with MOS P−Channel and

N−Channel enhancement mode devices (complementary MOS) in a

monolithic structure.

This device has been designed for use with the MC14568B phase

comparator/counter in frequency synthesizers, phase−locked loops,

and other frequency division applications requiring low power

dissipation and/or high noise immunity.

http://onsemi.com

MARKING

DIAGRAMS

PDIP−16

P SUFFIX

CASE 648

MC14569BCP

AWLYYWW

Features

• Speed−up Circuitry for Zero Detection

• Each 4−Bit Counter Can Divide Independently in BCD or Binary Mode

• Can be Cascaded With MC14526B for Frequency Synthesizer

Applications

569B

ALYW

TSSOP−16

DT SUFFIX

CASE 948F

• All Outputs are Buffered

• Schmitt Triggered Clock Conditioning

• Pb−Free Packages are Available*

MAXIMUM RATINGS (Voltages Referenced to V

)

SOIC−16

DW SUFFIX

CASE 751G

14569B

AWLYYWW

Symbol

Parameter

Value

−0.5 to +18.0

Unit

DC Supply Voltage Range

V , V

in out

Input or Output Voltage Range

(DC or Transient)

−0.5 to V + 0.5

I , I

in out

Input or Output Current

(DC or Transient) per Pin

±10

WL, L

YY, Y

= Assembly Location

= Wafer Lot

= Year

Power Dissipation, per Package

(Note 1)

500

WW, W = Work Week

Ambient Temperature Range

Storage Temperature Range

−55 to +125

−65 to +150

260

°C

stg

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 2 of this data sheet.

Lead Temperature

(8−Second Soldering)

Maximum ratings are those values beyond which device damage can occur.

Maximum ratings applied to the device are individual stress limit values (not

normal operating conditions) and are not valid simultaneously. If these limits are

exceeded, device functional operation is not implied, damage may occur and

reliability may be affected.

1. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

high−impedance circuit. For proper operation, V and V should be constrained

out

to the range V v (V or V ) v V

out

Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either V or V ). Unused outputs must be left open.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2005

Publication Order Number:

February, 2005 − Rev. 5

MC14569B/D

12 3 4 5 6 7...14

中文翻译

下载PDF

与NLV14569BDWR2G相关器件

型号	品牌	获取价格	描述	数据表
NLV14572UBDR2G	ONSEMI	获取价格	六路门极；4 个逆变器；1 个 NOR；1 个 NAND
NLV14584BDG	ONSEMI	获取价格	Hex Schmitt Trigger
NLV14584BDR2G	ONSEMI	获取价格	Hex Schmitt Trigger
NLV14584BDTR2G	ONSEMI	获取价格	Hex Schmitt Trigger
NLV14585BDR2G	ONSEMI	获取价格	4 位幅度比较器
NLV17SG08DFT2G	ONSEMI	获取价格	Single 2-Input AND Gate
NLV17SG14DFT2G	ONSEMI	获取价格	施密特逆变器
NLV17SG17DFT2G	ONSEMI	获取价格	施密特缓冲器
NLV17SGU04DFT2G	ONSEMI	获取价格	Unbuffered Inverter
NLV17SV125DFT2G	ONSEMI	获取价格	Non-Inverting Buffer with 3-STATE Output

与NLV14569BDWR2G相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

NLV14569BDWR2G

NLV14569BDWR2G 数据手册

与NLV14569BDWR2G相关器件

与NLV14569BDWR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NLV14569BDWR2G

NLV14569BDWR2G 数据手册

与NLV14569BDWR2G相关器件

与NLV14569BDWR2G相关文章

您还可以找

您在本页遇到什么问题？