5秒后页面跳转
NFE61HT681D2A9B PDF预览

NFE61HT681D2A9B

更新时间: 2024-11-11 20:53:15
品牌 Logo 应用领域
村田 - MURATA LTE
页数 文件大小 规格书
62页 472K
描述
Data Line Filter, 1 Function(s), 100V, 2A, EIA STD PACKAGE SIZE 2606, 2 PIN

NFE61HT681D2A9B 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:EIA STD PACKAGE SIZE 2606, 2 PIN
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8504.50.80.00风险等级:5.23
Samacsys Description:NFE61HT Series EMI Suppression Filter 680pF ±30% 2A 100V其他特性:T-TYPE CIRCUIT
电容:680 µF滤波器类型:DATA LINE FILTER
高度:1.6 mm最小绝缘电阻:1000 M Ω
JESD-609代码:e3/e4长度:6.8 mm
安装类型:SURFACE MOUNT功能数量:1
最高工作温度:125 °C最低工作温度:-55 °C
包装方法:BULK物理尺寸:L6.8XB1.6XH1.6 (mm)/L0.268XB0.063XH0.063 (inch)
额定电流:2 A额定电压:100 V
端子面层:TIN/SILVER宽度:1.6 mm
Base Number Matches:1

NFE61HT681D2A9B 数据手册

 浏览型号NFE61HT681D2A9B的Datasheet PDF文件第2页浏览型号NFE61HT681D2A9B的Datasheet PDF文件第3页浏览型号NFE61HT681D2A9B的Datasheet PDF文件第4页浏览型号NFE61HT681D2A9B的Datasheet PDF文件第5页浏览型号NFE61HT681D2A9B的Datasheet PDF文件第6页浏览型号NFE61HT681D2A9B的Datasheet PDF文件第7页 
MAX 7000  
Programmable Logic  
Device Family  
®
March 2001, ver. 6.1  
Data Sheet  
High-performance, EEPROM-based programmable logic devices  
(PLDs) based on second-generation MAX® architecture  
5.0-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in  
MAX 7000S devices  
Features...  
ISP circuitry compatible with IEEE Std. 1532  
Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S  
devices  
Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S  
devices with 128 or more macrocells  
Complete EPLD family with logic densities ranging from 600 to  
5,000 usable gates (see Tables 1 and 2)  
5-ns pin-to-pin logic delays with up to 175.4-MHz counter  
frequencies (including interconnect)  
PCI-compliant devices available  
For information on in-system programmable 3.3-V MAX 7000A or 2.5-V  
MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data  
Sheet.  
f
Table 1. MAX 7000 Device Features  
Feature  
EPM7032  
EPM7064  
EPM7096 EPM7128E EPM7160E EPM7192E EPM7256E  
Usable  
600  
1,250  
1,800  
2,500  
3,200  
3,750  
5,000  
gates  
Macrocells  
32  
2
64  
4
96  
6
128  
8
160  
10  
192  
12  
256  
16  
Logic array  
blocks  
Maximum  
36  
68  
76  
100  
104  
124  
164  
user I/O pins  
t
t
t
t
f
(ns)  
(ns)  
6
5
6
5
7.5  
6
7.5  
6
10  
12  
7
12  
7
PD  
SU  
7
3
(ns)  
2.5  
4
2.5  
4
3
3
3
3
FSU  
CO1  
CNT  
(ns)  
4.5  
125.0  
4.5  
125.0  
5
6
6
(MHz)  
151.5  
151.5  
100.0  
90.9  
90.9  
Altera Corporation  
1
A-DS-M7000-06.1  
 

与NFE61HT681D2A9B相关器件

型号 品牌 获取价格 描述 数据表
NFE61HT681D2A9L MURATA

获取价格

This reference specification applies to Chip
NFE61PT101Z1H9 MURATA

获取价格

SMD/BLOCK Type EMI Suppression Filters
NFE61PT101Z1H9# MURATA

获取价格

民用设备,植入式、手术、自动输药应用以外的医疗器械设备[GHTF A/B/C],运输、重工
NFE61PT101Z1H9L MURATA

获取价格

EMIFIL (LC Combined) Feed through Type
NFE61PT102E1H9 MURATA

获取价格

On-Board Type (DC) EMI Suppression Filters
NFE61PT102E1H9L MURATA

获取价格

EMIFIL (LC Combined) Feed through Type
NFE61PT181B1H9 MURATA

获取价格

SMD/BLOCK Type EMI Suppression Filters
NFE61PT181B1H9K MURATA

获取价格

Data Line Filter, 1 Function(s), 50V, 2A, EIA STD PACKAGE SIZE 2606, 3 PIN
NFE61PT181B1H9L MURATA

获取价格

EMIFIL (LC Combined) Feed through Type
NFE61PT330B1H9 MURATA

获取价格

SMD/BLOCK Type EMI Suppression Filters