5秒后页面跳转
NE555PE3 PDF预览

NE555PE3

更新时间: 2024-11-21 02:58:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
30页 1186K
描述
Precision Timers

NE555PE3 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:,
Reach Compliance Code:compliant风险等级:5.65
JESD-609代码:e3湿度敏感等级:1
峰值回流温度(摄氏度):260端子面层:Matte Tin (Sn)
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

NE555PE3 数据手册

 浏览型号NE555PE3的Datasheet PDF文件第2页浏览型号NE555PE3的Datasheet PDF文件第3页浏览型号NE555PE3的Datasheet PDF文件第4页浏览型号NE555PE3的Datasheet PDF文件第5页浏览型号NE555PE3的Datasheet PDF文件第6页浏览型号NE555PE3的Datasheet PDF文件第7页 
NA555, NE555, SA555, SE555  
www.ti.com  
SLFS022H SEPTEMBER 1973REVISED JUNE 2010  
PRECISION TIMERS  
Check for Samples: NA555, NE555, SA555, SE555  
1
FEATURES  
Timing From Microseconds to Hours  
Adjustable Duty Cycle  
Astable or Monostable Operation  
TTL-Compatible Output Can Sink or Source up  
to 200 mA  
NA555...D OR P PACKAGE  
SE555...FK PACKAGE  
(TOP VIEW)  
NE555...D, P, PS, OR PW PACKAGE  
SA555...D OR P PACKAGE  
SE555...D, JG, OR P PACKAGE  
(TOP VIEW)  
3
2
1 20 19  
18  
1
2
3
4
GND  
TRIG  
OUT  
VCC  
8
7
6
5
NC  
NC  
4
5
6
7
8
DISCH  
THRES  
CONT  
DISCH  
NC  
THRES  
NC  
TRIG  
NC  
OUT  
NC  
17  
16  
15  
14  
RESET  
9 10 11 12 13  
NC – No internal connection  
DESCRIPTION/ORDERING INFORMATION  
These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the  
time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and  
capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled  
independently with two external resistors and a single external capacitor.  
The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be  
altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is  
set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the  
threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs  
and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes  
low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.  
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of  
5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1973–2010, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  

与NE555PE3相关器件

型号 品牌 获取价格 描述 数据表
NE555PE4 TI

获取价格

PRECISION TIMERS
NE555PS TI

获取价格

Single Precision Timer 8-SO
NE555PSLE TI

获取价格

PRECISION TIMERS
NE555PSR NEC

获取价格

PRECISION TIMERS
NE555PSR TI

获取价格

PRECISION TIMERS
NE555PSRE4 TI

获取价格

PRECISION TIMERS
NE555PSRG4 TI

获取价格

PRECISION TIMERS
NE555PW TI

获取价格

PRECISION TIMERS
NE555PW NEC

获取价格

PRECISION TIMERS
NE555PWE4 TI

获取价格

PRECISION TIMERS