5秒后页面跳转
捷配首页

Datasheet > NB2308AI4DG
NB2308AI4DG PDF预览

NB2308AI4DG

更新时间： 2024-11-24 03:11:15
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
12页 161K
描述
3.3 V Zero Delay Clock Buffer

阅读下载

中文翻译

获取价格

NB2308AI4DG 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP16,.25针数：16
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.52系列：2308
输入调节：STANDARDJESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：9.9 mm
逻辑集成电路类型：PLL BASED CLOCK DRIVER最大I（ol）：0.008 A
湿度敏感等级：1功能数量：1
反相输出次数：端子数量：16
实输出次数：8最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.2 ns座面最大高度：1.75 mm
子类别：Clock Drivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：3.9 mm最小 fmax：15 MHz

NB2308AI4DG 数据手册

 浏览型号NB2308AI4DG的Datasheet PDF文件第2页浏览型号NB2308AI4DG的Datasheet PDF文件第3页浏览型号NB2308AI4DG的Datasheet PDF文件第4页浏览型号NB2308AI4DG的Datasheet PDF文件第5页浏览型号NB2308AI4DG的Datasheet PDF文件第6页浏览型号NB2308AI4DG的Datasheet PDF文件第7页 
NB2308A  
3.3 V Zero Delay  
Clock Buffer  
The NB2308A is a versatile, 3.3 V zero delay buffer designed to  
distribute high−speed clocks. It is available in a 16 pin package. The  
part has an on−chip PLL which locks to an input clock presented on  
the REF pin. The PLL feedback is required to be driven to FBK pin,  
and can be obtained from one of the outputs. The input−to−output  
propagation delay is guaranteed to be less than 250 ps, and the  
output−to−outputskew is guaranteed to be less than 200 ps.  
The NB2308A has two banks of four outputs each, which can be  
controlled by the select inputs as shown in the Select Input Decoding  
Table. If all the output clocks are not required, Bank B can be  
three−stated. The select input also allows the input clock to be directly  
applied to the outputs for chip and system testing purposes.  
Multiple NB2308A devices can accept the same input clock and  
distribute it. In this case the skew between the outputs of the two  
devices is guaranteed to be less than 700 ps.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
16  
1
16  
XXXXXXXXXG  
AWLYWW  
1
SOIC−16  
D SUFFIX  
CASE 751B  
The NB2308A is available in five different configurations (Refer to  
NB2308A Configurations Table). The NB2308Ax1* is the base part,  
where the output frequencies equal the reference if there is no counter  
in the feedback path. The NB2308Ax1H is the high−drive version of  
the −1 and the rise and fall times on this device are much faster.  
The NB2308Ax2 allows the user to obtain 2X and 1X frequencies  
on each output bank. The exact configuration and output frequencies  
depends on which output drives the feedback pin. The NB2308Ax3  
allows the user to obtain 4X and 2X frequencies on the outputs.  
The NB2308Ax4 enables the user to obtain 2X clocks on all outputs.  
Thus, the part is extremely versatile, and can be used in a variety of  
applications.  
16  
XXXX  
XXXX  
ALYWG  
G
16  
1
TSSOP−16  
DT SUFFIX  
CASE 948F  
1
XXXX = Device Code  
= Assembly Location  
WL, L = Wafer Lot  
= Year  
A
Y
The NB2308Ax5H is a high−drive version with REF/2 on both  
banks.  
WW, W = Work Week  
G or G = Pb−Free Package  
(Note: Microdot may be in either location)  
Features  
• Zero Input − Output Propagation Delay, Adjustable by Capacitive  
Load on FBK Input  
• Multiple Configurations − Refer to NB2308A Configurations Table  
*For additional marking information, refer to  
Application Note AND8002/D.  
• Input Frequency Range: 15 MHz to 133 MHz  
• Multiple Low−Skew Outputs  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 9 of this data sheet.  
• Output−Output Skew Less than 200 ps  
• Device−Device Skew Less than 700 ps  
• Two banks of four outputs, three−stateable by two select inputs  
• Less than 200 ps Cycle−to−Cycle Jitter  
• Available in 16−pin SOIC and TSSOP Packages  
• 3.3V operation  
• Advanced 0.35 ꢀ CMOS Technology  
• These are Pb−Free Devices**  
*x = C for Commercial; I for Industrial.  
**For additional information on our Pb−Free strategy and soldering details,  
please download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 3  
NB2308A/D  
1234567...12

中文翻译

下载PDF

NB2308AI4DG 替代型号

型号 品牌 替代类型 描述 数据表
NB2308AI3DR2G ONSEMI

完全替代

 3.3 V Zero Delay Clock Buffer

与NB2308AI4DG相关器件

型号 品牌 获取价格 描述 数据表
NB2308AI4DR2G ROCHESTER

获取价格

 		2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, LEAD
NB2308AI4DR2G ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI4DTG ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI4DTR2G ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI5H ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI5HDG ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI5HDR2G ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI5HDR2G ROCHESTER

获取价格

 		2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, LEAD
NB2308AI5HDTG ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer
NB2308AI5HDTR2G ONSEMI

获取价格

 		3.3 V Zero Delay Clock Buffer

与NB2308AI4DG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证