Datasheet > MX25L12873G

MX25L12873G

更新时间： 2024-04-09 18:59:30

品牌	Logo	应用领域
旺宏电子 - Macronix		/
页数	文件大小	规格书
111页	1504K
描述
Permanent 4 I/O, DTR, QPI, Individual Protection, H/W Reset

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MX25L12873G 数据手册

MX25L12873G

3V 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO^®(SERIAL MULTI I/O)

FLASH MEMORY

1. FEATURES

GENERAL

•

Command Reset

•

Supports Serial Peripheral Interface -- Mode 0 and

Mode 3

Program/Erase Suspend and Resume operation

Electronic Identiﬁcation

•

Single Power Supply Operation

- 2.7 to 3.6 volt for read, erase, and program

operations

JEDEC 1-byte manufacturer ID and 2-byte device

- RES command for 1-byte Device ID

- REMS command for 1-byte manufacturer ID and

1-byte device ID

Support Serial Flash Discoverable Parameters

(SFDP) mode

•

128Mb: 134,217,728 x 1 bit structure or 67,108,864

x 2 bits (two I/O mode) structure or 33,554,432 x 4

bits (four I/O mode) structure

•

Protocol Support

- Single I/O, Dual I/O and Quad I/O

Latch-up protected to 100mA from -1V to Vcc +1V

Fast read for SPI mode

HARDWARE FEATURES

•

SCLK Input

- Serial clock input

SI/SIO0

- Support clock frequency up to 133MHz for all

protocols

•

- Serial Data Input or Serial Data Input/Output for 2

x I/O read mode and 4 x I/O read mode

SO/SIO1

- Serial Data Output or Serial Data Input/Output for

2 x I/O read mode and 4 x I/O read mode

SIO2

- Serial data Input & Output for 4 x I/O read mode

SIO3

- Serial data Input & Output for 4 x I/O read mode

PACKAGE

- Support Fast Read, 2READ, DREAD, 4READ,

QREAD instructions

- Support DTR (Double Transfer Rate) Mode

- Conﬁgurable dummy cycle number for fast read

operation

Default Quad I/O enable (QE bit=1), and can not be

change

Quad Peripheral Interface (QPI) available

Equal Sectors with 4K byte each, or Equal Blocks

with 32K byte each or Equal Blocks with 64K byte

each

•

- 16-pin SOP (300mil)

- 8-pins SOP (200mil)

- 8-land WSON (6x5mm)

- Any Block can be erased individually

Programming:

•

- All devices are RoHS Compliant and Halogen-

free

- 256byte page buffer

- Quad Input/Output page program(4PP) to enhance

program performance

•

Typical 100,000 erase/program cycles

20 years data retention

SOFTWARE FEATURES

•

Input Data Format

- 1-byte Command code

•

Advanced Security Features

- Block lock protection

The BP0-BP3 and T/B status bits deﬁne the size of

the area to be protected against program and erase

instructions

- Individual sector protection function (Solid Protect)

Additional 4K bit security OTP

•

Features unique identiﬁer

Factory locked identiﬁable, and customer lockable

P/N: PM2419

Rev. 1.1, October 05, 2017

1 2 345 6 7...111

下载PDF

与MX25L12873G相关器件

型号	品牌	描述	获取价格	数据表
MX25L12875F	Macronix	3V 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY	获取价格
MX25L12875FM2I10G	Macronix	3V 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY	获取价格
MX25L12875FM2I-10G	Macronix	DATASHEET	获取价格
MX25L12875FMI10G	Macronix	3V 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY	获取价格
MX25L12875FMI-10G	Macronix	Flash, 32MX4, PDSO16, 0.300 INCH, HALOGEN FREE AND ROHS COMPLIANT, MS-013, SOP-16	获取价格
MX25L12875FZ2I10G	Macronix	3V 128M-BIT [x 1/x 2/x 4] CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY	获取价格