Data Sheet
MVTX2802AG
11.5.1 PVMODE .........................................................................................................................................51
11.6 Group 2 Address .......................................................................................................................................51
11.6.1 Port Trunking Group ........................................................................................................................51
11.6.2 Multicast Hash Registers .................................................................................................................59
11.7 Group 3 Address .......................................................................................................................................61
11.7.1 CPU Port Configuration Group ........................................................................................................61
11.7.2 RQS – Receive Queue Select .........................................................................................................64
11.7.3 RQSS – Receive Queue Status.......................................................................................................65
11.7.4 TX_AGE – Tx Queue Aging timer....................................................................................................65
11.8 Group 4 Address .......................................................................................................................................65
11.8.1 Search Engine Group ......................................................................................................................65
11.9 Group 5 Address .......................................................................................................................................67
11.9.1 Buffer Control/QOS Group...............................................................................................................67
11.9.2 BMRC - Broadcast/Multicast Rate Control ......................................................................................73
11.9.3 UCC – Unicast Congestion Control .................................................................................................73
11.9.4 MCC – Multicast Congestion Control...............................................................................................73
11.9.5 PRG – Port Reservation for Giga ports ...........................................................................................74
11.9.6 FCB Reservation .............................................................................................................................74
11.9.7 Classes Byte Gigabit Port 0.............................................................................................................77
11.9.8 Classes Byte Gigabit Port 1.............................................................................................................78
11.9.9 Classes Byte Gigabit Port 2.............................................................................................................79
11.9.10 Classes Byte Gigabit Port 3...........................................................................................................80
11.9.11 Classes Byte Limit CPU.................................................................................................................81
11.9.12 Classes WFQ Credit - Port G0 ......................................................................................................82
11.9.13 Classes WFQ Credit Port G1.........................................................................................................84
11.9.14 Classes WFQ Credit Port G2.........................................................................................................86
11.9.15 Classes WFQ Credit Port G3.........................................................................................................89
11.9.16 Class 6 Shaper Control Port G0 ....................................................................................................91
11.9.17 Class 6 Shaper Control Port G1 ....................................................................................................91
11.9.18 Class 6 Shaper Control Port G2 ....................................................................................................92
11.9.19 Class 6 Shaper Control Port G3 ....................................................................................................92
11.9.20 RDRC0 – WRED Rate Control 0 ...................................................................................................93
11.9.21 RDRC1 – WRED Rate Control 1 ...................................................................................................93
11.10 Group 6 Address .....................................................................................................................................94
11.10.1 MISC Group..................................................................................................................................94
11.10.2 DEVICE Mode ...............................................................................................................................99
11.10.3 CHECKSUM - EEPROM Checksum..............................................................................................99
11.10.4 LED User .....................................................................................................................................100
11.10.5 MIINP0 – MII Next Page Data Register 0...................................................................................105
11.10.6 MIINP1 – MII Next Page Data Register 1....................................................................................105
11.11 Group F Address..................................................................................................................................105
11.11.1 CPU Access Group......................................................................................................................105
11.11.2 DTST – Data Read Back Register...............................................................................................108
12.0 BGA and Ball Signal Description................................................................................. 109
12.1 BGA Views ..............................................................................................................................................109
12.2 Power and Ground Distribution ...............................................................................................................110
12.3 Ball- Signal Descriptions .........................................................................................................................111
12.3.1 Ball Signal Description in Managed Mode.....................................................................................111
12.3.2 Ball – Signal Description in Unmanaged Mode .............................................................................121
12.4 Ball Signal Name.....................................................................................................................................132
12.5 AC/DC Timing .......................................................................................................................................138
12.5.1 Absolute Maximum Ratings...........................................................................................................138
12.5.2 DC Electrical Characteristics .........................................................................................................138
SEMICMF.xxx
iii
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
