Datasheet > MT89L85ANR

MT89L85ANR

更新时间： 2024-02-20 07:02:59

品牌	Logo	应用领域
美高森美 - MICROSEMI		光电二极管
页数	文件大小	规格书
25页	592K
描述
Telecom IC, CMOS, PDSO48

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MT89L85ANR 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	SSOP
针数：	48	Reach Compliance Code：	unknown
HTS代码：	8542.39.00.01	风险等级：	5.68
JESD-30 代码：	R-PDSO-G48	端子数量：	48
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装等效代码：	SSOP48,.4	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH	电源：	3.3 V
认证状态：	Not Qualified	子类别：	Other Telecom ICs
最大压摆率：	7 mA	标称供电电压：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.635 mm	端子位置：	DUAL
Base Number Matches：	1

MT89L85ANR 数据手册

MT89L85

Data Sheet

To summarize, any input time slot from input frame N will be always switched to the destination time slot on output

frame N+2. In Constant Delay mode, the device throughput delay is calculated according to the following formula:

DELAY = [32 + (32 - IN) + (OUT - 1)];

(expressed in number of time slots)

Where:

IN is the number of the input time slot

(from 1 to 32).

OUT is the number of the output time slot

(from 1 to 32).

Microprocessor Port

The MT89L85 microprocessor port has pin compatibility with Zarlink MT8985 Digital Switch devices providing a

non-multiplexed bus architecture. The parallel port consists of an 8 bit parallel data bus (D0-D7), six address input

lines (A0-A5) and four control lines (CS, DS, R/W and DTA). This parallel microport allows the access to the Control

registers, Connection Memory High, Connection Memory Low and the Data Memory. All locations are read/written

except for the data memory which can be read only.

Accesses from the microport to the connection memory and the data memory are multiplexed with accesses from

the input and output TDM ports. This can cause variable Data Acknowledge delays (DTA).

A5 A4 A3 A2 A1 A0

LOCATION

•

Control Register

Channel 0

Channel 1

•

Channel 31

Figure 3 - Address Memory Map

Note: "x" Don’t care.

Software Control

The address lines on the microprocessor interface give access to the MT89L85 internal registers and memories. If

the A5,A1,A0 address line inputs are LOW, then the MT89L85 Internal Control Register is addressed (see Figure

3). If A5 input line is HIGH, then the remaining address input lines are used to select Memory subsections of 32

locations corresponding to the number of channels per input or output stream. As explained in the Control register

description, the address input lines and the Stream Address bits (STA) of the Control register give the user the

capability of selecting all positions of the MT89L85 Data and Connect memories.

The data in the Control register consists of Split memory and Message mode bits, Memory select and Stream

Address bits (see Figure 4). The memory select bits allow the Connect Memory HIGH or LOW or the Data Memory

to be chosen, and the Stream Address bits define an internal memory subsections corresponding to input or output

ST-BUS streams. Bit 7 (Split Memory) of the Control register allows split memory operation whereby reads are

from the Data memory and writes are to the Connect Memory LOW.

The Message Enable bit (bit 6) places every output channel on every output stream in message mode; i.e., the

contents of the Connect Memory LOW (CML) are output on the ST-BUS output streams once every frame unless

Zarlink Semiconductor Inc.

1...3 4 567 8 9...25

中文翻译

下载PDF

与MT89L85ANR相关器件

型号	品牌	获取价格	描述	数据表
MT89L85ANR1	ZARLINK	获取价格	Digital Time Switch, CMOS, PDSO48, 0.300 INCH, LEAD FREE, PLASTIC, MO-118AA, SSOP-48
MT89L85AP	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Enhanced Digital Switch
MT89L85AP1	ZARLINK	获取价格	Digital Time Switch, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
MT89L85AP1	MICROSEMI	获取价格	Digital Time Switch, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
MT89L85APR	MICROSEMI	获取价格	Telecom IC, CMOS, PQCC44
MT89L85APR1	MICROSEMI	获取价格	Digital Time Switch, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
MT89L86	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Swi
MT89L86AN	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Swi
MT89L86AN	MICROSEMI	获取价格	Digital Time Switch, CMOS, PDSO48, SSOP-48
MT89L86AN1	MICROSEMI	获取价格	Digital Time Switch, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118AA, SSOP-48

与MT89L85ANR相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

MT89L85ANR

MT89L85ANR 技术参数

MT89L85ANR 数据手册

与MT89L85ANR相关器件

与MT89L85ANR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MT89L85ANR

MT89L85ANR 技术参数

MT89L85ANR 数据手册

与MT89L85ANR相关器件

与MT89L85ANR相关文章

您还可以找

您在本页遇到什么问题？