Datasheet > 存储 > 其他内存集成电路> MSM51V4222C-30RA

MSM51V4222C-30RA

更新时间： 2024-11-26 10:45:23

品牌	Logo	应用领域
冲电气 - OKI		存储
页数	文件大小	规格书
16页	234K
描述
262,263-Word × 4-Bit Field Memory

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MSM51V4222C-30RA 数据手册

FEDS51V4222C-03

This version: Oct. 2000

Previous version: Feb. 2000

Semiconductor

MSM51V4222C

262,263-Word × 4-Bit Field Memory

GENERAL DESCRIPTION

The OKI MSM51V4222C is a high performance 1-Mbit, 256 K × 4-bit, Field Memory. It is designed for high-

speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media

systems. It is a FRAM for wide or low end use as general commodity TVs and VTRs, exclusively. The

MSM51V4222C is not designed for the other use or high end use in medical systems, professional graphics

systems which require long term picture, and data storage systems and others. The 1-Mbit capacity fits one field of

a conventional NTSC TV screen and cascaded directly without any delay devices among the MSM51V4222C.

(Cascading of MSM51V4222C provides larger storage depth or a longer delay).

Each of the 4-bit planes has separate serial write and read ports. These employ independent control clocks to

support asynchronous read and write operations. Different clock rates are also supported that allow alternate data

rates between write and read data streams.

The MSM51V4222C provides high speed FIFO, First-In First-Out, operation without external refreshing: it

refreshes its DRAM storage cells automatically, so that it appears fully static to the users.

Moreover, fully static type memory cells and decoders for serial access enable refresh free serial access operation,

so that the serial read and/or write control clock can be halted high or low for any duration as long as the power is

on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic.

The MSM51V4222C’s function is simple, and similar to a digital delay device whose delay-bit-length is easily set

by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally

controlled write and read reset timings.

Additional SRAM serial registers, or line buffers for the initial access of 256 × 4-bit enable high speed first-bit-

access with no clock delay just after the write or read reset timings.

The MSM51V4222C is similar in operation and functionality to OKI 2-Mbit Field Memory MSM51V8222A.

1/16

12 3 4 5 6 7...16

中文翻译

下载PDF

与MSM51V4222C-30RA相关器件

型号	品牌	获取价格	描述	数据表
MSM51V4222C-30RD	OKI	获取价格	262,263-Word × 4-Bit Field Memory
MSM51V4222C30RS	OKI	获取价格	Memory Circuit, 256KX4, CMOS, PDIP16, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-16
MSM51V4222C30ZS	OKI	获取价格	Memory Circuit, 256KX4, CMOS, PZIP20, 0.400 INCH HEIGHT, 1.27 MM PITCH, PLASTIC, ZIP-20
MSM51V4222C-40JA	OKI	获取价格	262,263-Word × 4-Bit Field Memory
MSM51V4222C40JS	OKI	获取价格	Memory Circuit, 256KX4, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-20
MSM51V4222C-40RA	OKI	获取价格	262,263-Word × 4-Bit Field Memory
MSM51V4222C-40RD	OKI	获取价格	262,263-Word × 4-Bit Field Memory
MSM51V4222C40ZS	OKI	获取价格	Memory Circuit, 256KX4, CMOS, PZIP20, 0.400 INCH HEIGHT, 1.27 MM PITCH, PLASTIC, ZIP-20
MSM51V4223C	OKI	获取价格	262,263-Word 】 4-Bit Field Memory
MSM51V4223C-30RA	OKI	获取价格	262,263-Word 】 4-Bit Field Memory

与MSM51V4222C-30RA相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

43
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

MSM51V4222C-30RA

MSM51V4222C-30RA 数据手册

与MSM51V4222C-30RA相关器件

与MSM51V4222C-30RA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MSM51V4222C-30RA

MSM51V4222C-30RA 数据手册

与MSM51V4222C-30RA相关器件

与MSM51V4222C-30RA相关文章

您还可以找

您在本页遇到什么问题？