Datasheet > 微控制器和处理器 > 其他 uPs/uCs/外围集成电路> MPC862EC

MPC862EC

更新时间： 2024-02-24 15:34:56

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		/
页数	文件大小	规格书
88页	1098K
描述
Hardware Specifications

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC862EC 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84
Base Number Matches：	1

MPC862EC 数据手册

Freescale Semiconductor, Inc.

Features

•

One inter-integrated circuit (I C) port

— Supports master and slave modes

— Multiple-master environment support

Time-slot assigner (TSA) (The MPC857DSL does not have the TSA)

— Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation

— Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user deﬁned

— 1- or 8-bit resolution

— Allows independent transmit and receive routing, frame synchronization, clocking

— Allows dynamic changes

— On the MPC862P and MPC862T, can be internally connected to six serial channels (four SCCs

and two SMCs); on the MPC857T, can be connected to three serial channels (one SCC and two

SMCs)

•

Parallel interface port (PIP)

— Centronics interface support

— Supports fast connection between compatible ports on MPC862/857T/857DSL or MC68360

PCMCIA interface

— Master (socket) interface, release 2.1 compliant

— Supports one or two PCMCIA sockets dependent upon whether ESAR functionality is enabled

— 8 memory or I/O windows supported

•

Low power support

— Full on—All units fully powered

— Doze—Core functional units disabled except time base decrementer, PLL, memory controller,

RTC, and CPM in low-power standby

— Sleep—All units disabled except RTC, PIT, time base, and decrementer with PLL active for fast

wake up

— Deep sleep—All units disabled including PLL except RTC, PIT, time base, and decrementer.

— Power down mode— All units powered down except PLL, RTC, PIT, time base and

decrementer

•

Debug interface

— Eight comparators: four operate on instruction address, two operate on data address, and two

operate on data

— Supports conditions: = ≠ < >

— Each watchpoint can generate a break point internally

3.3 V operation with 5-V TTL compatibility except EXTAL and EXTCLK

357-pin plastic ball grid array (PBGA) package

Operation up to 100MHz

•

The MPC862/857T/857DSL is comprised of three modules that each use the 32-bit internal bus: the

MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). The

MPC862P/862T block diagram is shown in Figure 1. The MPC857T/857DSL block diagram is shown in

Figure 2.

MOTOROLA

MPC862/857T/857DSLHardwareSpeciﬁcations

For More Information On This Product,

Go to: www.freescale.com

1 2 3 456 7 8...88

下载PDF

与MPC862EC相关器件

型号	品牌	描述	获取价格	数据表
MPC862P	FREESCALE	PowerQUICC⑩ Family Hardware Specifications	获取价格
MPC862P	MOTOROLA	Hardware Specifications	获取价格
MPC862PCVR66B	NXP	PowerQUICC, 32 Bit Power Architecture, 66MHz, Communications Processor, -40 to 105C	获取价格
MPC862PCVR80B	NXP	RISC PROCESSOR	获取价格
MPC862PVR100B	ROCHESTER	32-BIT, 100MHz, RISC PROCESSOR, PBGA357, ROHS COMPLIANT, PLASTIC, BGA-357	获取价格
MPC862PZP66B	NXP	IC,MICROPROCESSOR,32-BIT,BGA,357PIN,PLASTIC	获取价格