Datasheet > 微控制器和处理器 > 微控制器> MPC5602F0VLL6R

MPC5602F0VLL6R

更新时间： 2024-01-05 08:45:02

品牌	Logo	应用领域
恩智浦 - NXP		控制器微控制器微控制器和处理器
页数	文件大小	规格书
95页	1689K
描述
32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100, 14 X 14 MM, 1.40 MM, 0.50 MM PITCH, ROHS COMPLIANT, LQFP-100

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC5602F0VLL6R 技术参数

生命周期：	Transferred	零件包装代码：	QFP
包装说明：	LFQFP,	针数：	100
Reach Compliance Code：	unknown	ECCN代码：	3A991.A.2
HTS代码：	8542.31.00.01	风险等级：	5.66
Is Samacsys：	N	具有ADC：	YES
其他特性：	ALSO OPERATES AT MIN 3V	地址总线宽度：
位大小：	32	最大时钟频率：	40 MHz
DAC 通道：	NO	DMA 通道：	YES
外部数据总线宽度：		JESD-30 代码：	S-PQFP-G100
长度：	14 mm	I/O 线路数量：	72
端子数量：	100	最高工作温度：	125 °C
最低工作温度：	-40 °C	PWM 通道：	YES
封装主体材料：	PLASTIC/EPOXY	封装代码：	LFQFP
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE, FINE PITCH
认证状态：	Not Qualified	ROM可编程性：	FLASH
座面最大高度：	1.7 mm	速度：	64 MHz
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	AUTOMOTIVE
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	QUAD	宽度：	14 mm
uPs/uCs/外围集成电路类型：	MICROCONTROLLER, RISC	Base Number Matches：	1

MPC5602F0VLL6R 数据手册

Table 2. MPC5602P series block summary

Function

Block

Analog-to-digital converter (ADC) Multi-channel, 10-bit analog-to-digital converter

Boot assist module (BAM)

Block of read-only memory containing VLE code which is executed according to

the boot mode of the device

Clock generation module

(MC_CGM)

Provides logic and control required for the generation of system and peripheral

clocks

Controller area network (FlexCAN) Supports the standard CAN communications protocol

Cross triggering unit (CTU)

Enables synchronization of ADC conversions with a timer event from the eMIOS

or from the PIT

Crossbar switch (XBAR)

Supports simultaneous connections between two master ports and three slave

ports; supports a 32-bit address bus width and a 32-bit data bus width

Cyclic redundancy check (CRC) CRC checksum generator

Deserial serial peripheral interface Provides a synchronous serial interface for communication with external devices

(DSPI)

Enhanced direct memory access Performs complex data transfers with minimal intervention from a host processor

(eDMA)

via “n” programmable channels

Enhanced timer (eTimer)

Provides enhanced programmable up/down modulo counting

Error correction status module

(ECSM)

Provides a myriad of miscellaneous control functions for the device including

program-visible information about configuration and revision levels, a reset

status register, wakeup control for exiting sleep modes, and optional features

such as information on memory errors reported by error-correcting codes

External oscillator (XOSC)

Provides an output clock used as input reference for FMPLL_0 or as reference

clock for specific modules depending on system needs

Fault collection unit (FCU)

Flash memory

Provides functional safety to the device

Provides non-volatile storage for program code, constants and variables

Frequency-modulated

phase-locked loop (FMPLL)

Generates high-speed system clocks and supports programmable frequency

modulation

Interrupt controller (INTC)

JTAG controller

Provides priority-based preemptive scheduling of interrupt requests

Provides the means to test chip functionality and connectivity while remaining

transparent to system logic when not in test mode

LINFlex controller

Manages a high number of LIN (Local Interconnect Network protocol) messages

efficiently with a minimum of CPU load

Mode entry module (MC_ME)

Provides a mechanism for controlling the device operational mode and mode

transition sequences in all functional states; also manages the power control unit,

reset generation module and clock generation module, and holds the

configuration, control and status registers accessible for applications

Periodic interrupt timer (PIT)

Peripheral bridge (PBRIDGE)

Power control unit (MC_PCU)

Produces periodic interrupts and triggers

Is the interface between the system bus and on-chip peripherals

Reduces the overall power consumption by disconnecting parts of the device

from the power supply via a power switching device; device components are

grouped into sections called “power domains” which are controlled by the PCU

MPC5602P Microcontroller Data Sheet, Rev. 4.1

Freescale Semiconductor

1...3 4 567 8 9...95

下载PDF

与MPC5602F0VLL6R相关器件

型号	品牌	描述	获取价格	数据表
MPC5602P	NXP	MPC5602P Microcontroller Data Sheet	获取价格
MPC5602PEF0MLH4R	FREESCALE	MPC5602P Microcontroller Data Sheet	获取价格
MPC5602PEF0MLH4R	NXP	MPC5602P Microcontroller Data Sheet	获取价格
MPC5602PEF0MLH6	NXP	32-BIT, FLASH, 64MHz, RISC MICROCONTROLLER, PQFP64, 10 X 10 MM, 1.40 MM, 0.50 MM PITCH, RO	获取价格
MPC5602PEF0MLH6R	FREESCALE	MPC5602P Microcontroller Data Sheet	获取价格
MPC5602PEF0MLH6R	NXP	32-BIT, FLASH, 64MHz, RISC MICROCONTROLLER, PQFP64, 10 X 10 MM, 1.40 MM, 0.50 MM PITCH, RO	获取价格

与MPC5602F0VLL6R相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

1
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC5602F0VLL6R

MPC5602F0VLL6R 技术参数

MPC5602F0VLL6R 数据手册

与MPC5602F0VLL6R相关器件

与MPC5602F0VLL6R相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC5602F0VLL6R

MPC5602F0VLL6R 技术参数

MPC5602F0VLL6R 数据手册

与MPC5602F0VLL6R相关器件

与MPC5602F0VLL6R相关文章

您还可以找

您在本页遇到什么问题？