MM74HC161

更新时间： 2024-01-17 06:18:48

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		计数器
页数	文件大小	规格书
8页	88K
描述
Synchronous Binary Counter with Asynchronous Clear . Synchronous Binary Counter with Synchronous Clear

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MM74HC161 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	SOP, SOP16,.3	Reach Compliance Code：	compliant
风险等级：	5.84	计数方向：	UP
JESD-30 代码：	R-PDSO-G16	负载电容（CL）：	50 pF
负载/预设输入：	YES	逻辑集成电路类型：	BINARY COUNTER
最大频率@ Nom-Sup：	21000000 Hz	最大I（ol）：	0.004 A
工作模式：	SYNCHRONOUS	功能数量：	1
端子数量：	16	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SOP16,.3
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
包装方法：	TAPE AND REEL	电源：	2/6 V
认证状态：	Not Qualified	子类别：	Counters
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL

MM74HC161 数据手册

September 1983

Revised February 1999

MM74HC161 • MM74HC163

Synchronous Binary Counter with Asynchronous Clear

• Synchronous Binary Counter with Synchronous Clear

The MM74HC161 counter is cleared asynchronously.

When the CLEAR is taken LOW the counter is cleared

immediately regardless of the CLOCK.

General Description

The MM74HC161 and MM74HC163 synchronous presetta-

ble counters utilize advanced silicon-gate CMOS technol-

Two active HIGH enable inputs (ENP and ENT) and a RIP-

ogy and internal look-ahead carry logic for use in high

PLE CARRY (RC) output are provided to enable easy cas-

speed counting applications. They offer the high noise

cading of counters. Both ENABLE inputs must be HIGH to

immunity and low power consumption inherent to CMOS

count. The ENT input also enables the RC output. When

with speeds similar to low power Schottky TTL. The HC161

enabled, the RC outputs a positive pulse when the counter

and the HC163 are 4 bit binary counters. All flip-flops are

overflows. This pulse is approximately equal in duration to

clocked simultaneously on the LOW-to-HIGH transition

the HIGH level portion of the Q_Aoutput. The RC output is

(positive edge) of the CLOCK input waveform.

fed to successive cascaded stages to facilitate easy imple-

mentation of N-bit counters.

These counters may be preset using the LOAD input. Pre-

setting of all four flip-flops is synchronous to the rising edge

of CLOCK. When LOAD is held LOW counting is disabled

and the data on the A, B, C, and D inputs is loaded into the

All inputs are protected from damage due to static dis-

charge by diodes to V_CCand ground.

counter on the rising edge of CLOCK. If the load input is

taken HIGH before the positive edge of CLOCK the count

operation will be unaffected.

Features

■ Typical operating frequency: 40 MHz

All of these counters may be cleared by utilizing the

■ Typical propagation delay; clock to Q: 18 ns

CLEAR input. The clear function on the MM74HC163

■ Low quiescent current: 80 µA maximum (74HC Series)

counter is synchronous to the clock. That is, the counters

■ Low input current: 1 µA maximum

■ Wide power supply range: 2–6V

are cleared on the positive edge of CLOCK while the clear

input is held LOW.

Ordering Code:

Order Number Package Number

Package Description

MM74HC161M

MM74HC161SJ

MM74HC161MTC

MM74HC161N

MM74HC163M

MM74HC163SJ

MM74HC163MTC

MM74HC163N

M16A

M16D

MTC16

N16E

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

M16A

M16D

MTC16

N16E

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS005008.prf

www.fairchildsemi.com

12 3 4 5 6 7 8

下载PDF

与MM74HC161相关器件

型号	品牌	描述	获取价格	数据表
MM74HC161_03	FAIRCHILD	Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchro	获取价格
MM74HC161J	TI	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16	获取价格
MM74HC161J	NSC	IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP	获取价格
MM74HC161J/A+	ETC	Synchronous Up Counter	获取价格
MM74HC161M	FAIRCHILD	Synchronous Binary Counter with Asynchronous Clear . Synchronous Binary Counter with Synch	获取价格
MM74HC161M	TI	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16, PLASTIC, SO-16	获取价格

与MM74HC161相关文章

PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

3
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
2024-05-21

3
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

4
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

3

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC161

MM74HC161 技术参数

MM74HC161 数据手册

与MM74HC161相关器件

与MM74HC161相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC161

MM74HC161 技术参数

MM74HC161 数据手册

与MM74HC161相关器件

与MM74HC161相关文章

您还可以找

您在本页遇到什么问题？