5秒后页面跳转
MM54C173F PDF预览

MM54C173F

更新时间: 2024-02-17 14:48:58
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
6页 111K
描述
IC,FLIP-FLOP,QUAD,D TYPE,CMOS,FP,16PIN,CERAMIC

MM54C173F 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DFP, FL16,.3Reach Compliance Code:unknown
风险等级:5.92JESD-30 代码:R-XDFP-F16
JESD-609代码:e0逻辑集成电路类型:D FLIP-FLOP
功能数量:4端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE封装主体材料:CERAMIC
封装代码:DFP封装等效代码:FL16,.3
封装形状:RECTANGULAR封装形式:FLATPACK
电源:5/15 V认证状态:Not Qualified
筛选级别:MIL-STD-883 Class B (Modified)子类别:FF/Latches
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
Base Number Matches:1

MM54C173F 数据手册

 浏览型号MM54C173F的Datasheet PDF文件第2页浏览型号MM54C173F的Datasheet PDF文件第3页浏览型号MM54C173F的Datasheet PDF文件第4页浏览型号MM54C173F的Datasheet PDF文件第5页浏览型号MM54C173F的Datasheet PDF文件第6页 
February 1988  
MM54C173/MM74C173 TRI-STATE Quad D Flip-Flop  
É
Features  
General Description  
Y
Supply voltage range  
3V to 15V  
The MM54C173/MM74C173 TRI-STATE quad D flip-flop is  
a monolithic complementary MOS (CMOS) integrated circuit  
constructed with N- and P-channel enhancement transis-  
tors. The four D-type flip-flops operate synchronously from a  
common clock. The TRI-STATE output allows the device to  
be used in bus-organized systems.  
Y
Tenth power TTL compatible  
Drive 2 LPTTL loads  
Y
High noise immunity  
0.45 V  
CC  
(typ.)  
Y
Low power  
Y
Medium speed operation  
Y
High impedance TRI-STATE  
The outputs are placed in the TRI-STATE mode when either  
of the two output disable pins are in the logic ‘‘1’’ level. The  
input disable allows the flip-flops to remain in their present  
states without disrupting the clock. If either of the two input  
disables are taken to a logic ‘‘1’’ level, the Q outputs are fed  
back to the inputs and in this manner the flip-flops do not  
change state.  
Y
Input disable without gating the clock  
Applications  
Y
Y
Y
Y
Y
Y
Y
Y
Automotive  
Alarm systems  
Data terminals  
Instrumentation  
Medical electronics  
Industrial electronics  
Remote metering  
Computers  
Clearing is enabled by taking the input to a logic ‘’1’’ level.  
Clocking occurs on the positive-going transition.  
Connection Diagram  
Dual-In-Line Package  
TL/F/5898–2  
Top View  
Order Number MM54C173 or MM74C173  
Truth Table  
(Both Output Disables Low)  
t
t
a
n
n
1
Data  
Input  
Data Input Disable  
Output  
Logic ‘‘1’’ on One or Both Inputs  
Logic ‘‘0’’ on Both Inputs  
Logic ‘‘0’’ on Both Inputs  
X
1
0
Q
n
1
0
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/5898  
RRD-B30M105/Printed in U. S. A.  

与MM54C173F相关器件

型号 品牌 获取价格 描述 数据表
MM54C173J NSC

获取价格

TRI-STATE Quad D Flip-Flop
MM54C173J/883 TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,DIP,16PIN,CERAMIC
MM54C173J/883B TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,DIP,16PIN,CERAMIC
MM54C173J/883C TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,DIP,16PIN,CERAMIC
MM54C173J-MIL TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,DIP,16PIN,CERAMIC
MM54C173N NSC

获取价格

TRI-STATE Quad D Flip-Flop
MM54C173W TI

获取价格

IC CMOS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, FP-16,
MM54C173W/883 TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,FP,16PIN,CERAMIC
MM54C173W/883B TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,FP,16PIN,CERAMIC
MM54C173W/883C TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,CMOS,FP,16PIN,CERAMIC