®
82C284/883
Clock Generator and
Ready Interface for 80C286 Processors
March 1997
Features
Description
• This Circuit is Processed in Accordance to MIL-STD-
883 and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
The Intersil 82C284/883 is a clock generator/driver which
provides clock signals for 80C286 processors and support
components. It also contains logic to supply READY to the
CPU from either asynchronous or synchronous sources and
synchronous RESET from an asynchronous input with hys-
teresis.
• Generates System Clock for 80C286 Processors
• Generates System Reset Output from Schmitt Trigger
Input
- Improved Hysteresis
Ordering Information
• Uses Crystal or External Signal for Frequency Source
- Dynamically Switchable Between Two Input
Frequencies
PART NUMBER
TEMP. RANGE PACKAGE PKG. NO.
o
o
• Provides Local READY and MULTIBUS™ READY
Synchronization
MD82C284-12/883 -55 C to +125 C CERDIP
F18.3
• Static CMOS Technology
• Single +5V Power Supply
• Available in 18 Lead CERDIP Package
Functional Diagram
Pinout
RESET
RESET
82C284/883
(CERDIP)
RES
TOP VIEW
SYNCHRONIZER
ARDY
SRDY
SRDYEN
READY
EFI
1
2
3
4
5
6
7
8
9
18 VCC
17 ARDYEN
16 S1
X1
XTAL
OSC
X2
CLK
MUX
15 S0
EFI
F/C
14 NC
F/C
13 PCLK
12 RESET
11 RES
10 CLK
ARDYEN
ARDY
X1
SYNCHRONIZER
READY LOGIC
X2
GND
SRDYEN
SRDY
READY
PCLK
S1
S0
PCLK GENERATOR
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
FN2968.1
Copyright © Intersil Americas Inc. 2003. All Rights Reserved
1
All other trademarks mentioned are the property of their respective owners.