5秒后页面跳转
MCM63Z834TQ11R PDF预览

MCM63Z834TQ11R

更新时间: 2024-11-25 20:22:39
品牌 Logo 应用领域
恩智浦 - NXP 静态存储器内存集成电路
页数 文件大小 规格书
35页 734K
描述
256KX36 ZBT SRAM, 11ns, PQFP100, TQFP-100

MCM63Z834TQ11R 技术参数

是否Rohs认证:不符合生命周期:Transferred
零件包装代码:QFP包装说明:TQFP-100
针数:100Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.53Is Samacsys:N
最长访问时间:11 ns其他特性:FLOW-THROUGH OR PIPELINED ARCHTECTURE
I/O 类型:COMMONJESD-30 代码:R-PQFP-G100
长度:20 mm内存密度:9437184 bit
内存集成电路类型:ZBT SRAM内存宽度:36
功能数量:1端子数量:100
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL电源:2.5/3.3,3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最小待机电流:3.14 V子类别:SRAMs
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

MCM63Z834TQ11R 数据手册

 浏览型号MCM63Z834TQ11R的Datasheet PDF文件第2页浏览型号MCM63Z834TQ11R的Datasheet PDF文件第3页浏览型号MCM63Z834TQ11R的Datasheet PDF文件第4页浏览型号MCM63Z834TQ11R的Datasheet PDF文件第5页浏览型号MCM63Z834TQ11R的Datasheet PDF文件第6页浏览型号MCM63Z834TQ11R的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
MOTOROLA  
Order this document  
by MCM63Z834/D  
MCM63Z834  
MCM63Z916  
Product Preview  
256K x 36 and 512K x 18 Bit  
ZBTr Fast Static RAM  
The ZBT RAM is an 8M–bit synchronous fast static RAM designed to provide  
Zero Bus Turnaroundr. The ZBT RAM allows 100% use of bus cycles during  
back–to–back read/write and write/read cycles. The MCM63Z834 (organized as  
256K words by 36 bits) and the MCM63Z916 (organized as 512K words by 18  
bits) are fabricated in Motorola’s high performance silicon gate CMOS tech-  
nology. This device integrates input registers, an output register, a 2–bit address  
counter, and high speed SRAM onto a single monolithic circuit for reduced parts  
count in communication applications. Synchronous design allows precise cycle  
control with the use of an external positive–edge–triggered clock (CK). CMOS  
circuitry reduces the overall power consumption of the integrated functions for  
greater reliability.  
TQ PACKAGE  
TQFP  
CASE 983A–01  
ZP PACKAGE  
PBGA  
CASE 999–02  
Addresses (SA), data inputs (DQ), and all control signals except output enable  
(G) and linear burst order (LBO) are clock (CK) controlled through positive–  
edge–triggered noninverting registers.  
Write cycles are internally self–timed and are initiated by the rising edge of the  
clock (CK) input. This feature eliminates complex off–chip write pulse generation  
and provides increased timing flexibility for incoming signals. Write data is  
supplied to the memory one cycle after the write sequence initiation for the flow–  
throughdevice, andtwocyclesafterthewritesequenceinitiationforthepipelined  
device.  
For flow–through read cycles, the SRAM allows output data to simply flow freely from the memory  
array. For pipelined read cycles, the SRAM output data is temporarily stored by an edge–triggered  
output register and then released to the output buffers at the next rising edge of clock (CK).  
The MCM63Z834 and MCM63Z916 operate from a 3.3 V core power supply and all outputs oper-  
ate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC Standard JESD8–A and  
JESD8–5 compatible.  
3.3 V ±5% Core Power Supply, 2.5 V or 3.3 V I/O Supply  
MCM63Z834/916–10 = 10 ns Flow–Through Access/4 ns Pipelined Access (143 MHz)  
MCM63Z834/916–11 = 11 ns Flow–Through Access/4.2 ns Pipelined Access (133 MHz)  
MCM63Z834/916–15 = 15 ns Flow–Through Access/5 ns Pipelined Access (100 MHz)  
Selectable Read/Write Functionality (Flow–Through/Pipelined)  
Selectable Burst Sequencing Order (Linear/Interleaved)  
Internally Self–Timed Write Cycle  
Two–Cycle Deselect (Pipelined)  
Byte Write Control  
ADV Controlled Burst  
Simplified JTAG  
100–Pin TQFP and 119–Bump PBGA Packages  
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by  
Micron Technology, Inc. and Motorola, Inc.  
This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.  
REV 2  
1/10/00  
Motorola, Inc. 2000  
For More Information On This Product,  
Go to: www.freescale.com  

与MCM63Z834TQ11R相关器件

型号 品牌 获取价格 描述 数据表
MCM63Z834TQ15 MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM63Z834TQ15 NXP

获取价格

256KX36 ZBT SRAM, 15ns, PQFP100, TQFP-100
MCM63Z834TQ15R MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM63Z834TQ15R NXP

获取价格

256K X 36 ZBT SRAM, 15 ns, PQFP100, TQFP-100
MCM63Z834ZP10 MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM63Z834ZP10 NXP

获取价格

256KX36 ZBT SRAM, 10ns, PBGA119, PLASTIC, BGA-119
MCM63Z834ZP10R MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM63Z834ZP10R NXP

获取价格

256KX36 ZBT SRAM, 10ns, PBGA119, PLASTIC, BGA-119
MCM63Z834ZP11 MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM63Z834ZP11R MOTOROLA

获取价格

256K x 36 and 512K x 18 Bit ZBT Fast Static RAM