MC74LV594A
8-Bit Shift Register with
Output Register
The MC74LV594A is an 8−bit shift register designed for
2 V to 6.0 V VCC operation. The device contain an 8−bit serial−in,
parallel−out shift register that feeds an 8−bit D−type storage register.
Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR,
SRCLR) inputs are provided on the shift and storage registers. A serial
output (QH’) is provided for cascading purposes.
The shift−register (SRCLK) and storage−register (RCLK) clocks
are positive−edge triggered. If the clocks are tied together, the shift
register always is one clock pulse ahead of the storage register.
www.onsemi.com
MARKING
DIAGRAMS
16
SOIC−16
D SUFFIX
CASE 751B
LV594AG
AWLYWW
16
1
Features
1
16
• 2.0 V to 6.0 V V Operation
CC
• Low Input Current: 1.0 mA
TSSOP−16
DT SUFFIX
CASE 948F
LV
594A
ALYWG
G
16
• Max t of 6.5 ns at 5 V
pd
• Typical V
(Output Ground Bounce) < 0.8 V
OLP
1
at V = 3.3 V, T = 25°C
CC
A
1
• Typical V
(Output V Undershoot) > 2.3 V
A
WL, L
YY, Y
= Assembly Location
= Wafer Lot
= Year
OHV
OH
at V = 3.3 V, T = 25°C
CC
A
• Support Mixed−Mode Voltage Operation on All Ports
• 8−Bit Serial−In, Parallel−Out Shift Registers With Storage
• Independent Direct Overriding Clears on Shift and Storage Registers
• Independent Clocks for Shift and Storage Registers
WW, W = Work Week
G or G
= Pb−Free Package
(Note: Microdot may be in either location)
PIN ASSIGNMENT
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
V
16
15
CC
Q
1
2
B
• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
Q
Q
Q
A
C
3
D
SER
14
13
RCLR
Q
4
E
5
Q
Q
12
RCLR
F
6
SRCLR
SRCLR
11
10
9
G
7
8
Q
H
GND
Q
H’
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
© Semiconductor Components Industries, LLC, 2015
1
Publication Order Number:
May, 2018 − Rev. 2
MC74LV594A/D