5秒后页面跳转
MC74HC237NS PDF预览

MC74HC237NS

更新时间: 2024-11-23 13:01:23
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 解码器解复用器
页数 文件大小 规格书
6页 209K
描述
Decoder/Driver, CMOS, PDIP16

MC74HC237NS 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
风险等级:5.92JESD-30 代码:R-PDIP-T16
JESD-609代码:e0逻辑集成电路类型:OTHER DECODER/DRIVER
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:2/6 V
认证状态:Not Qualified子类别:Decoder/Drivers
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUALBase Number Matches:1

MC74HC237NS 数据手册

 浏览型号MC74HC237NS的Datasheet PDF文件第2页浏览型号MC74HC237NS的Datasheet PDF文件第3页浏览型号MC74HC237NS的Datasheet PDF文件第4页浏览型号MC74HC237NS的Datasheet PDF文件第5页浏览型号MC74HC237NS的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
The MC74HC237 is identical in pinout to the LS137, but has noninverting  
outputs. The device inputs are compatible with standard CMOS outputs; with  
pullup resistors, they are compatible with LSTTL outputs.  
1
The HC237 decodes a three–bit Address to one–of–eight active–high  
outputs. The device has a transparent latch for storage of the Address. Two  
Chip Selects, one active–low and one active–high, are provided to facilitate  
the demultiplexing, cascading, and chip–selecting functions.  
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
1
The demultiplexing function is accomplished by using the Address inputs  
to select the desired device output, and then by using one of the Chip  
Selects as a data input while holding the other one active.  
ORDERING INFORMATION  
MC74HCXXXN  
MC74HCXXXD  
Plastic  
SOIC  
The HC237 is the noninverting version of the HC137.  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
PIN ASSIGNMENT  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No 7A  
A0  
A1  
A2  
1
2
16  
15  
V
CC  
Y0  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
3
4
14  
13  
Chip Complexity: 156 FETs or 39 Equivalent Gates  
LATCH ENABLE  
LOGIC DIAGRAM  
5
6
12  
11  
CS2  
CS1  
1
2
3
15  
14  
13  
12  
11  
10  
9
7
8
10  
9
Y7  
A0  
A1  
A2  
Y0  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
TRANSPARENT  
LATCH  
ADDRESS  
INPUTS  
GND  
ACTIVE–  
HIGH  
OUTPUTS  
1–OF–8  
DECODER  
LATCH  
ENABLE  
4
7
FUNCTION TABLE  
Inputs  
Outputs  
LE CS1 CS2 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7  
6
5
CHIP-  
SELECT  
INPUTS  
PIN 16 = V  
PIN 8 = GND  
CC  
CS1  
CS2  
X
X
X
L
H
X
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
H
L
H
H
H
L
X
X
X
*
* = Depends upon the Address previously applied while LE was  
at a low level.  
10/95  
Motorola, Inc. 1995  
REV 6  

与MC74HC237NS相关器件

型号 品牌 获取价格 描述 数据表
MC74HC238A ONSEMI

获取价格

1-of-8 Decoder/ Demultiplexer
MC74HC238ADG ONSEMI

获取价格

1-of-8 Decoder/ Demultiplexer
MC74HC238ADR2G ONSEMI

获取价格

1-of-8 Decoder/ Demultiplexer
MC74HC238ADTG ONSEMI

获取价格

暂无描述
MC74HC238ADTR2G ONSEMI

获取价格

1-of-8 Decoder/ Demultiplexer
MC74HC238ANG ONSEMI

获取价格

1-of-8 Decoder/ Demultiplexer
MC74HC240A ONSEMI

获取价格

Octal 3-State Inverting Buffer/Line Driver/Line Receiver
MC74HC240A MOTOROLA

获取价格

Octal 3-State Inverting Buffer/Line Driver/Line Receiver
MC74HC240ADT MOTOROLA

获取价格

Octal 3-State Inverting Buffer/Line Driver/Line Receiver
MC74HC240ADT ONSEMI

获取价格

Octal 3-State Inverting Buffer/Line Driver/Line Receiver