5秒后页面跳转
MC74HC125A PDF预览

MC74HC125A

更新时间: 2024-11-15 23:01:35
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
8页 174K
描述
Quad 3-State Noninverting Buffers

MC74HC125A 数据手册

 浏览型号MC74HC125A的Datasheet PDF文件第2页浏览型号MC74HC125A的Datasheet PDF文件第3页浏览型号MC74HC125A的Datasheet PDF文件第4页浏览型号MC74HC125A的Datasheet PDF文件第5页浏览型号MC74HC125A的Datasheet PDF文件第6页浏览型号MC74HC125A的Datasheet PDF文件第7页 
High–Performance Silicon–Gate CMOS  
http://onsemi.com  
The MC74HC125A and MC74HC126A are identical in pinout to  
the LS125 and LS126. The device inputs are compatible with standard  
CMOS outputs; with pullup resistors, they are compatible with  
LSTTL outputs.  
MARKING  
DIAGRAMS  
14  
The HC125A and HC126A noninverting buffers are designed to be  
used with 3–state memory address drivers, clock drivers, and other  
bus–oriented systems. The devices have four separate output enables  
that are active–low (HC125A) or active–high (HC126A).  
PDIP–14  
N SUFFIX  
CASE 646  
MC74HC12xAN  
AWLYYWW  
1
14  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 µA  
SOIC–14  
D SUFFIX  
CASE 751A  
HC12xA  
AWLYWW  
1
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
HC  
12xA  
ALYW  
TSSOP–14  
DT SUFFIX  
CASE 948G  
Chip Complexity: 72 FETs or 18 Equivalent Gates  
1
LOGIC DIAGRAM  
A
= Assembly Location  
HC125A  
HC126A  
WL or L = Wafer Lot  
YY or Y = Year  
Active–Low Output Enables  
Active–High Output Enables  
WW or W = Work Week  
2
3
6
2
3
A1  
A1  
Y1  
Y2  
Y3  
Y1  
Y2  
Y3  
PIN ASSIGNMENT  
1
5
1
5
OE1  
A2  
OE1  
A2  
OE1  
A1  
1
2
14  
13 OE4  
12  
V
CC  
6
Y1  
3
4
A4  
4
9
4
9
OE2  
A3  
OE2  
A3  
OE2  
11 Y4  
8
8
A2  
Y2  
5
6
7
10 OE3  
9
8
A3  
Y3  
10  
12  
10  
12  
OE3  
A4  
OE3  
A4  
GND  
11  
11  
Y4  
Y4  
13  
13  
OE4  
OE4  
PIN 14 = V  
CC  
PIN 7 = GND  
ORDERING INFORMATION  
FUNCTION TABLE  
Device  
Package  
PDIP–14  
Shipping  
HC125A  
HC126A  
MC74HC12xAN  
2000 / Box  
55 / Rail  
Inputs Output  
Inputs Output  
MC74HC12xAD  
SOIC–14  
SOIC–14  
TSSOP–14  
TSSOP–14  
A
OE  
Y
A
OE  
Y
MC74HC12xADR2  
MC74HC12xADT  
MC74HC12xADTR2  
2500 / Reel  
96 / Rail  
H
L
X
L
L
H
H
L
Z
H
L
X
H
H
L
H
L
Z
2500 / Reel  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 9  
MC74HC125A/D  

与MC74HC125A相关器件

型号 品牌 获取价格 描述 数据表
MC74HC125AD MOTOROLA

获取价格

Quad 3-State Noninverting Buffers
MC74HC125AD ONSEMI

获取价格

Quad 3-State Noninverting Buffers
MC74HC125AD ROCHESTER

获取价格

Bus Driver, HC/UH Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, SOIC-14
MC74HC125ADD MOTOROLA

获取价格

Bus Driver, HC/UH Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, SOIC-14
MC74HC125ADDR2 MOTOROLA

获取价格

HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, SOIC-14
MC74HC125ADG ONSEMI

获取价格

Quad 3−State Noninverting Buffers
MC74HC125ADR2 ROCHESTER

获取价格

Bus Driver, HC/UH Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, SOIC-14
MC74HC125ADR2 ONSEMI

获取价格

Quad 3-State Noninverting Buffers
MC74HC125ADR2G ONSEMI

获取价格

Quad 3-State Noninverting Buffers
MC74HC125ADT MOTOROLA

获取价格

Quad 3-State Noninverting Buffers