5秒后页面跳转
MC74ACT377DWG PDF预览

MC74ACT377DWG

更新时间: 2024-01-28 20:26:31
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管PC时钟
页数 文件大小 规格书
10页 123K
描述
Octal D Flip−Flop with Clock Enable

MC74ACT377DWG 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Contact Manufacturer零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.62系列:ACT
JESD-30 代码:R-PDIP-T20JESD-609代码:e3
长度:26.415 mm逻辑集成电路类型:D FLIP-FLOP
位数:8功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):260传播延迟(tpd):11 ns
认证状态:Not Qualified座面最大高度:4.57 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:125 MHz
Base Number Matches:1

MC74ACT377DWG 数据手册

 浏览型号MC74ACT377DWG的Datasheet PDF文件第2页浏览型号MC74ACT377DWG的Datasheet PDF文件第3页浏览型号MC74ACT377DWG的Datasheet PDF文件第4页浏览型号MC74ACT377DWG的Datasheet PDF文件第5页浏览型号MC74ACT377DWG的Datasheet PDF文件第6页浏览型号MC74ACT377DWG的Datasheet PDF文件第7页 
MC74AC377, MC74ACT377  
Octal D Flip−Flop with  
Clock Enable  
The MC74AC377/74ACT377 has eight edge-triggered, D-type  
flip-flops with individual D inputs and Q outputs. The common  
buffered Clock (CP) input loads all flip-flops simultaneously, when  
the Clock Enable (CE) is LOW. The register is fully edge-triggered.  
The state of each D input, one setup time before the LOW-to-HIGH  
clock transition, is transferred to the corresponding flip-flop’s Q  
output. The CE input must be stable only one setup time prior to the  
LOW-to-HIGH clock transition for predictable operation.  
http://onsemi.com  
PDIP−20  
N SUFFIX  
CASE 738  
Features  
1
Ideal for Addressable Register Applications  
Clock Enable for Address and Data Synchronization Applications  
Eight Edge-Triggered D Flip-Flops  
SOIC−20W  
DW SUFFIX  
CASE 751D  
Buffered Common Clock  
Outputs Source/Sink 24 mA  
1
See MC74AC273 for Master Reset Version  
See MC74AC373 for Transparent Latch Version  
See MC74AC374 for 3-State Version  
ACT377 Has TTL Compatible Inputs  
MSL = 1 for all Surface Mount  
Chip Complexity: 292 FETs or 73 Gates  
Pb−Free Packages are Available  
TSSOP−20  
DT SUFFIX  
CASE 948E  
1
SOEIAJ−20  
M SUFFIX  
CASE 967  
V
O
D
D
O
O
D
D
O
4
CP  
11  
CC  
7
7
6
6
5
5
4
1
20  
19  
18  
17  
16  
15  
14  
12  
13  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
DEVICE MARKING INFORMATION  
1
2
3
4
5
6
7
9
8
10  
See general marking information in the device marking  
section on page 7 of this data sheet.  
CE  
O
D
0
D
1
O
O
D
2
D
3
O
3
GND  
0
1
2
Figure 1. Pinout: 20−Lead Packages Conductors  
(Top View)  
PIN NAMES  
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
PIN  
FUNCTION  
Data Inputs  
CP  
CE  
D −D  
0
7
O
O
O
O
O
O
O
O
7
CE  
Clock Enable (Active LOW)  
Data Outputs  
0
1
2
3
4
5
6
Q −Q  
0
7
CP  
Clock Pulse Input  
Figure 2. Logic Symbol  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 − Rev. 9  
MC74AC377/D  

MC74ACT377DWG 替代型号

型号 品牌 替代类型 描述 数据表
MC74ACT273DW ONSEMI

完全替代

OCTAL D FLIP-FLOP
MC74ACT273DWR2G ONSEMI

类似代替

Octal D Flip−Flop
MC74ACT273DWG ONSEMI

类似代替

Octal D Flip−Flop

与MC74ACT377DWG相关器件

型号 品牌 获取价格 描述 数据表
MC74ACT377DWR2 ONSEMI

获取价格

Octal D Flip-Flop with Clock Enable
MC74ACT377DWR2G ONSEMI

获取价格

Octal D Flip−Flop with Clock Enable
MC74ACT377M ONSEMI

获取价格

Octal D Flip-Flop with Clock Enable
MC74ACT377MEL ONSEMI

获取价格

Octal D Flip-Flop with Clock Enable
MC74ACT377MEL ROCHESTER

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
MC74ACT377MELG ONSEMI

获取价格

Octal D Flip−Flop with Clock Enable
MC74ACT377ML2 ONSEMI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,ACT-CMOS,SOP,20PIN,PLASTIC
MC74ACT377MR1 ONSEMI

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,ACT-CMOS,SOP,20PIN,PLASTIC
MC74ACT377MR2 ONSEMI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ, SO-20
MC74ACT377N MOTOROLA

获取价格

OCTAL D FLIP-FLOP WITH CLOCK ENABLE