MC14555B, MC14556B
Dual Binary to 1-of-4
Decoder/Demultiplexer
The MC14555B and MC14556B are constructed with
complementary MOS (CMOS) enhancement mode devices. Each
Decoder/Demultiplexer has two select inputs (A and B), an active low
Enable input (E), and four mutually exclusive outputs (Q0, Q1, Q2,
Q3). The MC14555B has the selected output go to the “high” state,
and the MC14556B has the selected output go to the “low” state.
Expanded decoding such as binary−to−hexadecimal (1−of−16), etc.,
can be achieved by using other MC14555B or MC14556B devices.
Applications include code conversion, address decoding, memory
selection control, and demultiplexing (using the Enable input as a data
input) in digital data transmission systems.
http://onsemi.com
MARKING
DIAGRAMS
16
PDIP−16
MC1455xBCP
AWLYYWWG
P SUFFIX
CASE 648
1
1
Features
• Diode Protection on All Inputs
16
SOIC−16
D SUFFIX
CASE 751B
• Active High or Active Low Outputs
• Expandable
1455xBG
AWLYWW
1
1
• Supply Voltage Range = 3.0 Vdc to 18 Vdc
• All Outputs Buffered
• Capable of Driving Two Low−Power TTL Loads or One Low−Power
Schottky TTL Load Over the Rated Temperature Range
• These Devices are Pb−Free and are RoHS Compliant
16
SOEIAJ−16
F SUFFIX
CASE 966
MC1455xB
ALYWG
1
1
MAXIMUM RATINGS (Voltages Referenced to V
)
SS
x
A
= 5 or 6
= Assembly Location
Parameter
Symbol
Value
Unit
V
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
= Pb−Free Package
DC Supply Voltage Range
V
DD
−0.5 to +18.0
Input or Output Voltage Range
(DC or Transient)
V , V
in out
−0.5 to V
V
DD
+ 0.5
G
Input or Output Current (DC or Transient)
per Pin
I , I
10
mA
in out
PIN ASSIGNMENTS
MC14555B MC14556B
Power Dissipation, per Package (Note 1)
Ambient Temperature Range
P
D
500
mW
°C
T
A
−55 to +125
−65 to +150
260
E
1
2
3
4
5
6
7
8
16
15
14
13
V
E
1
2
3
4
5
6
7
8
16
15
14
13
V
A
A
A
A
A
A
A
DD
A
A
A
A
A
A
A
DD
Storage Temperature Range
T
stg
°C
A
B
E
B
A
E
B
Lead Temperature (8−Second Soldering)
T
L
°C
A
B
B
A
B
B
B
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. Temperature Derating: Plastic “P and D/DW”
Q0
Q1
Q2
Q3
V
Q0
Q1
Q2
Q3
V
B
B
12 Q0
11 Q1
10 Q2
12 Q0
11 Q1
10 Q2
B
B
B
B
B
B
B
B
Packages: – 7.0 mW/°C From 65°C To 125°C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
9
Q3
9
Q3
SS
SS
high−impedance circuit. For proper operation, V and V should be constrained
in
out
to the range V v (V or V ) v V
.
SS
in
out
DD
Unused inputs must always be tied to an appropriate logic voltage level
(e.g., either V or V ). Unused outputs must be left open.
SS
DD
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
1
Publication Order Number:
June, 2011 − Rev. 9
MC14555B/D