5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 其他逻辑集成电路> MC14490DWG
MC14490DWG PDF预览

MC14490DWG

更新时间： 2024-11-19 04:41:03
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
11页 126K
描述
Hex Contact Bounce Eliminator

阅读下载

中文翻译

获取价格

MC14490DWG 数据手册

 浏览型号MC14490DWG的Datasheet PDF文件第2页浏览型号MC14490DWG的Datasheet PDF文件第3页浏览型号MC14490DWG的Datasheet PDF文件第4页浏览型号MC14490DWG的Datasheet PDF文件第5页浏览型号MC14490DWG的Datasheet PDF文件第6页浏览型号MC14490DWG的Datasheet PDF文件第7页 
MC14490  
Hex Contact Bounce  
Eliminator  
The MC14490 is constructed with complementary MOS enhancement  
mode devices, and is used for the elimination of extraneous level changes  
that result when interfacing with mechanical contacts. The digital contact  
bounce eliminator circuit takes an input signal from a bouncing contact  
and generates a clean digital signal four clock periods after the input has  
stabilized. The bounce eliminator circuit will remove bounce on both the  
“make” and the “break” of a contact closure. The clock for operation of  
the MC14490 is derived from an internal R−C oscillator which requires  
only an external capacitor to adjust for the desired operating frequency  
(bounce delay). The clock may also be driven from an external clock  
source or the oscillator of another MC14490 (see Figure 5).  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
PDIP−16  
MC14490P  
NOTE: Immediately after powerup, the outputs of the MC14490 are in  
indeterminate states.  
P SUFFIX  
CASE 648  
AWLYYWWG  
1
Features  
1
• Diode Protection on All Inputs  
16  
• Six Debouncers Per Package  
• Internal Pullups on All Data Inputs  
SOIC−16  
DW SUFFIX  
CASE 751G  
14490  
AWLYYWWG  
• Can Be Used as a Digital Integrator, System Synchronizer, or Delay Line  
• Internal Oscillator (R−C), or External Clock Source  
• TTL Compatible Data Inputs/Outputs  
1
1
• Single Line Input, Debounces Both “Make” and “Break” Contacts  
• Does Not Require “Form C” (Single Pole Double Throw) Input Signal  
• Cascadable for Longer Time Delays  
• Schmitt Trigger on Clock Input (Pin 7)  
• Supply Voltage Range = 3.0 V to 18 V  
• Chip Complexity: 546 FETs or 136.5 Equivalent Gates  
• Pb−Free Packages are Available*  
16  
SOEIAJ−16  
MC14490  
ALYWG  
F SUFFIX  
CASE 966  
1
1
A
= Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
Parameter  
Symbol  
Value  
Unit  
V
DC Supply Voltage Range  
V
−0.5 to +18.0  
G
= Pb−Free Package  
DD  
Input or Output Voltage Range  
(DC or Transient)  
V , V  
in out  
−0.5 to V  
+ 0.5  
V
DD  
ORDERING INFORMATION  
Input Current (DC or Transient) per Pin  
Power Dissipation, per Package (Note 1)  
Ambient Temperature Range  
I
10  
mA  
mW  
°C  
in  
See detailed ordering and shipping information in the package  
dimensions section on page 9 of this data sheet.  
P
T
500  
D
−55 to +125  
−65 to +150  
260  
A
Storage Temperature Range  
T
stg  
°C  
Lead Temperature (8−Second Soldering)  
T
°C  
L
Stresses exceeding Maximum Ratings may damage the device. Maximum  
Ratings are stress ratings only. Functional operation above the Recommended  
Operating Conditions is not implied. Extended exposure to stresses above the  
Recommended Operating Conditions may affect device reliability.  
1. Temperature Derating: Plastic “P and D/DW”  
Packages: – 7.0 mW/_C From 65_C To 125_C  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
high−impedance circuit. For proper operation, V and V should be constrained  
in  
out  
*For additional information on our Pb−Free strategy  
and soldering details, please download the  
ON Semiconductor Soldering and Mounting  
Techniques Reference Manual, SOLDERRM/D.  
to the range V v (V or V ) v V  
.
SS  
in  
out  
DD  
Unused inputs must always be tied to an appropriate logic voltage level  
(e.g., either V or V ). Unused outputs must be left open.  
SS  
DD  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
June, 2006 − Rev. 7  
MC14490/D  
 
1234567...11

中文翻译

下载PDF

MC14490DWG 替代型号

型号 品牌 替代类型 描述 数据表
MC14490FG ONSEMI

完全替代

 Hex Contact Bounce Eliminator
MC14490FELG ONSEMI

完全替代

 Hex Contact Bounce Eliminator
MC14490DWR2G ONSEMI

完全替代

 Hex Contact Bounce Eliminator

与MC14490DWG相关器件

型号 品牌 获取价格 描述 数据表
MC14490DWR MOTOROLA

获取价格

 		4000/14000/40000 SERIES, 4-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDS
MC14490DWR2 ONSEMI

获取价格

 		Hex Contact Bounce Eliminator
MC14490DWR2 MOTOROLA

获取价格

 		Logic Circuit, CMOS, PDSO16, PLASTIC, SOIC-16
MC14490DWR2G ONSEMI

获取价格

 		Hex Contact Bounce Eliminator
MC14490EVL MOTOROLA

获取价格

 		Logic Circuit, CMOS, CDIP16
MC14490EVLDS MOTOROLA

获取价格

 		Logic Circuit, CMOS, CDIP16
MC14490EVLS MOTOROLA

获取价格

 		Logic Circuit, CMOS, CDIP16
MC14490F ONSEMI

获取价格

 		Hex Contact Bounce Eliminator
MC14490FEL ONSEMI

获取价格

 		Hex Contact Bounce Eliminator
MC14490FELG ONSEMI

获取价格

 		Hex Contact Bounce Eliminator

与MC14490DWG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证