5秒后页面跳转
MC10EL31MNR4G PDF预览

MC10EL31MNR4G

更新时间: 2024-02-28 01:53:37
品牌 Logo 应用领域
安森美 - ONSEMI 触发器
页数 文件大小 规格书
9页 147K
描述
5 V ECL D Flip-Flop With Set and Reset

MC10EL31MNR4G 数据手册

 浏览型号MC10EL31MNR4G的Datasheet PDF文件第2页浏览型号MC10EL31MNR4G的Datasheet PDF文件第3页浏览型号MC10EL31MNR4G的Datasheet PDF文件第4页浏览型号MC10EL31MNR4G的Datasheet PDF文件第5页浏览型号MC10EL31MNR4G的Datasheet PDF文件第6页浏览型号MC10EL31MNR4G的Datasheet PDF文件第7页 
MC10EL31, MC100EL31  
5 VꢀECL D Flip-Flop  
With Set and Reset  
The MC10EL/100EL31 is a D flip-flop with set and reset. The  
device is functionally equivalent to the E131 device with higher  
performance capabilities. With propagation delays and output  
transition times significantly faster than the E131, the EL31 is ideally  
suited for those applications which require the ultimate in AC  
performance.  
Both set and reset inputs are asynchronous, level triggered signals.  
Data enters the master portion of the flip-flop when clock is LOW and  
is transferred to the slave, and thus the outputs, upon a positive  
transition of the clock.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
8
8
1
8
1
HEL31  
ALYW  
KEL31  
ALYW  
G
The 100 Series contains temperature compensation.  
SOIC8  
G
D SUFFIX  
CASE 751  
1
Features  
475 ps Propagation Delay  
2.8 GHz Toggle Frequency  
ESD Protection: > 1 kV Human Body Model,  
> 100 V Machine Model  
8
8
8
1
HL31  
ALYWG  
G
KL31  
ALYWG  
G
TSSOP8  
DT SUFFIX  
CASE 948R  
PECL Mode Operating Range: V = 4.2 V to 5.7 V  
CC  
1
1
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
with V = 4.2 V to 5.7 V  
EE  
Internal Input Pulldown Resistors on D, CLK, S, and R  
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test  
Moisture Sensitivity Level 1  
For Additional Information, see Application Note AND8003/D  
Flammability Rating: UL 94 V0 @ 0.125 in,  
Oxygen Index: 28 to 34  
Metastability 125 ps (see Application Note AN1504)  
Transistor Count = 79 devices  
PbFree Packages are Available  
1
4
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
H = MC10  
= MC100  
4T = MC10  
L
Y
= Wafer Lot  
= Year  
K
W = Work Week  
M = Date Code  
G
2I = MC100  
A
= Assembly Location  
= PbFree Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 5  
MC10EL31/D  

与MC10EL31MNR4G相关器件

型号 品牌 获取价格 描述 数据表
MC10EL32 ONSEMI

获取价格

±2 Divider
MC10EL32_06 ONSEMI

获取价格

5V ECL ±2 Divider
MC10EL32_08 ONSEMI

获取价格

5V ECL ÷2 Divider
MC10EL32D ONSEMI

获取价格

5V ECL ±2 Divider
MC10EL32D MOTOROLA

获取价格

±2 Divider
MC10EL32D ROCHESTER

获取价格

10EL SERIES, PRESCALER, PDSO8, SOIC-8
MC10EL32DG ONSEMI

获取价格

5V ECL ±2 Divider
MC10EL32DR2 ONSEMI

获取价格

5V ECL ±2 Divider
MC10EL32DR2G ONSEMI

获取价格

5V ECL ±2 Divider
MC10EL32DR2G ROCHESTER

获取价格

10EL SERIES, PRESCALER, PDSO8, LEAD FREE, SOIC-8