5秒后页面跳转
MC10186P PDF预览

MC10186P

更新时间: 2024-11-04 20:23:03
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
8页 107K
描述
D Flip-Flop, 10K Series, 6-Func, Positive Edge Triggered, 1-Bit, True Output, ECL, PDIP16, PLASTIC, DIP-16

MC10186P 技术参数

生命周期:Contact Manufacturer包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.74Is Samacsys:N
其他特性:COMMON RESET, RESET ACTIVE ONLY WHEN CLOCK IS LOW系列:10K
JESD-30 代码:R-PDIP-T16长度:19.175 mm
逻辑集成电路类型:D FLIP-FLOP位数:1
功能数量:6端子数量:16
最高工作温度:85 °C最低工作温度:-30 °C
输出特性:OPEN-EMITTER输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):4.5 ns座面最大高度:4.44 mm
表面贴装:NO技术:ECL
温度等级:OTHER端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:125 MHzBase Number Matches:1

MC10186P 数据手册

 浏览型号MC10186P的Datasheet PDF文件第2页浏览型号MC10186P的Datasheet PDF文件第3页浏览型号MC10186P的Datasheet PDF文件第4页浏览型号MC10186P的Datasheet PDF文件第5页浏览型号MC10186P的Datasheet PDF文件第6页浏览型号MC10186P的Datasheet PDF文件第7页 
MC10186  
Hex D Master-Slave  
Flip-Flop with Reset  
The MC10186 contains six high–speed, master slave type “D”  
flip–flops. Clocking is common to all six flip–flops. Data is entered  
into the master when the clock is low. Master to slave data transfer  
takes place on the positive–going Clock transition. Thus, outputs may  
change only on a positive–going Clock transition. A change in the  
information present at the data (D) input will not affect the output  
information any other time due to the master–slave construction of this  
device. A COMMON RESET IS INCLUDED IN THIS CIRCUIT.  
RESET ONLY FUNCTIONS WHEN CLOCK IS LOW.  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10186L  
AWLYYWW  
P = 460 mW typ/pkg (No Load)  
D
1
f  
= 150 MHz (typ)  
toggle  
16  
t , t = 2.0 ns typ (20%–80%)  
r
f
PDIP–16  
P SUFFIX  
CASE 648  
MC10186P  
AWLYYWW  
LOGIC DIAGRAM  
1
1
D0  
D1  
5
6
2
Q0  
Q1  
PLCC–20  
FN SUFFIX  
CASE 775  
10186  
AWLYYWW  
3
4
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
D2  
7
Q2  
WW = Work Week  
DIP PIN ASSIGNMENT  
D3 10  
D4 11  
D5 12  
13 Q3  
14 Q4  
15 Q5  
RESET  
Q0  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Q5  
Q4  
Q1  
Q3  
Q2  
D5  
D0  
D4  
D1  
CLOCK 9  
RESET 1  
D3  
D2  
V
CC  
= PIN 16  
= PIN 8  
V
EE  
CLOCK  
V
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables  
on page 18 of the ON Semiconductor MECL Data Book  
(DL122/D).  
CLOCKED TRUTH TABLE  
R
L
C
L
D
X
L
Qn + 1  
Q
n
L
H*  
H*  
L
L
H
L
ORDERING INFORMATION  
L
H
X
Device  
Package  
Shipping  
H
MC10186L  
CDIP–16  
25 Units / Rail  
*A clock H is a clock transition  
from a low to a high state.  
MC10186P  
PDIP–16  
PLCC–20  
25 Units / Rail  
46 Units / Rail  
MC10186FN  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
January, 2002 – Rev. 7  
MC10186/D  

与MC10186P相关器件

型号 品牌 获取价格 描述 数据表
MC10186PD MOTOROLA

获取价格

D Flip-Flop, 6-Func, Master-slave Triggered, ECL, PDIP16
MC10186PDS MOTOROLA

获取价格

D Flip-Flop, 6-Func, Master-slave Triggered, ECL, PDIP16
MC10186PS MOTOROLA

获取价格

D Flip-Flop, 6-Func, Master-slave Triggered, ECL, PDIP16
MC10188 ONSEMI

获取价格

Hex Buffer With Enable
MC10188FN ONSEMI

获取价格

Hex Buffer With Enable
MC10188FN MOTOROLA

获取价格

Hex Buffer With Enable
MC10188FNR2 ONSEMI

获取价格

10K SERIES, HEX 1-INPUT NON-INVERT GATE, PQCC20, PLASTIC, LCC-20
MC10188L MOTOROLA

获取价格

Hex Buffer With Enable
MC10188L ONSEMI

获取价格

Hex Buffer With Enable
MC10188L1 MOTOROLA

获取价格

IC,BUFFER/DRIVER,SINGLE,6-BIT,ECL10,DIP,16PIN,CERAMIC