5秒后页面跳转
MC100EP05MNR4 PDF预览

MC100EP05MNR4

更新时间: 2024-09-29 05:22:27
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
11页 108K
描述
3.3V / 5V ECL 2−Input Differential AND/NAND

MC100EP05MNR4 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:DFN
包装说明:HVSON, SOLCC8,.08,20针数:8
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.63其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V
系列:100EJESD-30 代码:S-PDSO-N8
JESD-609代码:e0长度:2 mm
逻辑集成电路类型:AND/NAND GATE功能数量:1
输入次数:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HVSON
封装等效代码:SOLCC8,.08,20封装形状:SQUARE
封装形式:SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):240电源:-4.5 V
最大电源电流(ICC):38 mAProp。Delay @ Nom-Sup:0.32 ns
传播延迟(tpd):0.27 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:2 mmBase Number Matches:1

MC100EP05MNR4 数据手册

 浏览型号MC100EP05MNR4的Datasheet PDF文件第2页浏览型号MC100EP05MNR4的Datasheet PDF文件第3页浏览型号MC100EP05MNR4的Datasheet PDF文件第4页浏览型号MC100EP05MNR4的Datasheet PDF文件第5页浏览型号MC100EP05MNR4的Datasheet PDF文件第6页浏览型号MC100EP05MNR4的Datasheet PDF文件第7页 
MC10EP05, MC100EP05  
3.3V / 5VꢀECL 2−Input  
Differential AND/NAND  
Description  
The MC10/100EP05 is a 2−input differential AND/NAND gate.  
The device is functionally equivalent to the EL05 and LVEL05  
devices. With AC performance much faster than the LVEL05 device,  
the EP05 is ideal for applications requiring the fastest  
AC performance available.  
http://onsemi.com  
MARKING DIAGRAMS*  
The 100 Series contains temperature compensation.  
8
8
8
HEP05  
ALYWG  
G
KEP05  
ALYWG  
G
Features  
1
220 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
SOIC−8  
D SUFFIX  
CASE 751  
1
1
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
8
8
1
8
with V = −3.0 V to −5.5 V  
EE  
1
HP05  
KP05  
Open Input Default State  
Safety Clamp on Inputs  
Q Output Will Default LOW with Inputs Open or at V  
Pb−Free Packages are Available  
ALYWG  
ALYWG  
TSSOP−8  
DT SUFFIX  
CASE 948R  
G
G
1
EE  
1
4
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
H
K
5I  
= MC10  
= MC100  
= MC10  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
2X = MC100  
= Date Code  
D
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 8  
MC10EP05/D  

与MC100EP05MNR4相关器件

型号 品牌 获取价格 描述 数据表
MC100EP05MNR4G ONSEMI

获取价格

3.3V / 5V ECL 2−Input Differential AND/NAND
MC100EP08 ONSEMI

获取价格

3.3V / 5V ECL 2-Input Differential XOR/XNOR
MC100EP08D ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC100EP08DG ROCHESTER

获取价格

100E SERIES, 2-INPUT XOR/XNOR GATE, PDSO8, LEAD FREE, SOIC-8
MC100EP08DG ONSEMI

获取价格

3.3V / 5V ECL 2-Input Differential XOR/XNOR
MC100EP08DR2 ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC100EP08DR2G ONSEMI

获取价格

Differential 2-Input XOR/XNOR Gate, SOIC-8 Narrow Body, 2500-REEL
MC100EP08DT ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC100EP08DT ROCHESTER

获取价格

100E SERIES, 2-INPUT XOR/XNOR GATE, PDSO8, PLASTIC, TSSOP-8
MC100EP08DTG ONSEMI

获取价格

Differential 2-Input XOR/XNOR Gate, TSSOP 8 3.0x3.0x0.95 mm, 100-TUBE