5秒后页面跳转
MC100EP105FAR2 PDF预览

MC100EP105FAR2

更新时间: 2024-11-23 22:18:07
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路
页数 文件大小 规格书
8页 85K
描述
3.3V / 5VECL Quad 2-Input Differential AND/NAND

MC100EP105FAR2 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP-32
针数:32Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.64
Is Samacsys:N其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V
系列:100EJESD-30 代码:S-PQFP-G32
JESD-609代码:e0长度:7 mm
逻辑集成电路类型:AND/NAND GATE功能数量:4
输入次数:2端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):240电源:-4.5 V
最大电源电流(ICC):75 mA传播延迟(tpd):0.35 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.6 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:7 mm
Base Number Matches:1

MC100EP105FAR2 数据手册

 浏览型号MC100EP105FAR2的Datasheet PDF文件第2页浏览型号MC100EP105FAR2的Datasheet PDF文件第3页浏览型号MC100EP105FAR2的Datasheet PDF文件第4页浏览型号MC100EP105FAR2的Datasheet PDF文件第5页浏览型号MC100EP105FAR2的Datasheet PDF文件第6页浏览型号MC100EP105FAR2的Datasheet PDF文件第7页 
MC10EP105, MC100EP105  
3.3V / 5VĄECL Quad 2-Input  
Differential AND/NAND  
The MC10/100EP105 is a quad 2–input differential AND/NAND  
gate. Each gate is functionally equivalent to the EP05 and LVEL05  
devices. With AC performance much faster than the LVEL05 device,  
the EP105 is ideal for applications requiring the fastest AC  
performance available.  
http://onsemi.com  
The 100 Series contains temperature compensation.  
MARKING  
DIAGRAM*  
275 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
MCxxx  
EP105  
CC  
with V = 0 V  
EE  
AWLYYWW  
NECL Mode Operating Range: V = 0 V  
CC  
LQFP–32  
FA SUFFIX  
CASE 873A  
32  
with V = –3.0 V to –5.5 V  
EE  
Open Input Default State  
Safety Clamp on Inputs  
1
xxx = 10 or 100  
= Assembly Location  
A
WL = Wafer Lot  
YY = Year  
WW = Work Week  
*For additional information, see Application Note  
AND8002/D  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10EP105FA  
LQFP–32  
250 Units/Tray  
MC10EP105FAR2 LQFP–32 2000 Tape & Reel  
MC100EP105FA LQFP–32 250 Units/Tray  
MC100EP105FAR2 LQFP–32 2000 Tape & Reel  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
September, 2002 – Rev. 8  
MC10EP105/D  

MC100EP105FAR2 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP105FAR2G ONSEMI

类似代替

3.3V / 5V ECL Quad 2−Input Differential AND/NAND
MC100EP105FAG ONSEMI

功能相似

3.3V / 5V ECL Quad 2−Input Differential AND/NAND
MC100EP105FA ONSEMI

功能相似

3.3V / 5VECL Quad 2-Input Differential AND/NAND

与MC100EP105FAR2相关器件

型号 品牌 获取价格 描述 数据表
MC100EP105FAR2G ONSEMI

获取价格

3.3V / 5V ECL Quad 2−Input Differential AND/NAND
MC100EP105MNG ONSEMI

获取价格

3.3V / 5V ECL Quad 2−Input Differential AND/NAND
MC100EP105MNR4G ONSEMI

获取价格

3.3V / 5V ECL Quad 2−Input Differential AND/NAND
MC100EP11 ONSEMI

获取价格

3.3V / 5VECL 1:2 Differential Fanout Buffer
MC100EP111 MOTOROLA

获取价格

LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER
MC100EP1111FA MOTOROLA

获取价格

LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER
MC100EP111FA MOTOROLA

获取价格

暂无描述
MC100EP111FA NXP

获取价格

IC,1:10 OUTPUT, DIFFERENTIAL,ECL100,QFP,32PIN,PLASTIC
MC100EP111FAR2 NXP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST
MC100EP111FAR2 MOTOROLA

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST