5秒后页面跳转
MB90549GSPF PDF预览

MB90549GSPF

更新时间: 2024-11-21 02:54:43
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 微控制器
页数 文件大小 规格书
70页 5564K
描述
CMOS F2MC-16LX MB90540G/545GSeries 16-bit Proprietary Microcontroller

MB90549GSPF 数据手册

 浏览型号MB90549GSPF的Datasheet PDF文件第2页浏览型号MB90549GSPF的Datasheet PDF文件第3页浏览型号MB90549GSPF的Datasheet PDF文件第4页浏览型号MB90549GSPF的Datasheet PDF文件第5页浏览型号MB90549GSPF的Datasheet PDF文件第6页浏览型号MB90549GSPF的Datasheet PDF文件第7页 
MB90F543G(S)/546G(S)/548G(S)/549G(S)/549G(S)/  
V540GM/B90543G(S)/547G(S)/548G(S)/F548GL(S)  
CMOS F2MC-16LX MB90540G/545G  
Series 16-bit Proprietary Microcontroller  
The MB90540G/545G series with FULL-CAN and Flash ROM is specially designed for automotive and industrial applications. Its  
main features are on-board CAN Interfaces (MB90540G series: 2 channels, MB90545G series: 1 channel) , which conform to CAN  
V2.0A and V2.0B specifications, supporting very flexible message buffer scheme and so offering more functions than a normal full  
CAN approach. The instruction set by F2MC-16LX CPU core inherits an AT architecture of the F2MCfamily with additional instruction  
sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipula-  
tion instructions.The micro controller has a 32-bit accumulator for processing long word data.The MB90540G/545G series has  
peripheral resources of 8/10-bit A/D converters, UART (SCI) , extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture  
(ICU) , output compare (OCU) ) .  
Erase can be performed on each block  
Block protection with external programming voltage  
Features  
Clock  
Low-power consumption (stand-by) mode  
Embedded PLL clock multiplication circuit  
Sleep mode (mode in which CPU operating clock is  
Operating clock (PLL clock) can be selected from : divided-  
stopped)  
by-2 of oscillation or one to four times the oscillation  
Stop mode (mode in which oscillation is stopped)  
Minimum instruction execution time : 62.5 ns (operation at  
CPU intermittent operation mode  
oscillation of 4 MHz, PLL four times multiplied :  
Watch mode  
machine clock 16 MHz and at operating VCC = 5.0 V)  
Hardware stand-by mode  
Subsystem Clock : 32 kHz  
Process  
Instruction set to optimize controller applications  
Rich data types (bit, byte, word, long word)  
Rich addressing mode (23 types)  
0.5 m CMOS technology  
I/O port  
General-purpose I/O ports : 81 ports  
Timer  
Enhanced signed multiplication/division instruction and  
RETI instruction functions  
Enhanced precision calculation realized by the 32-bit  
accumulator  
Watchdog timer : 1 channel  
8/16-bit PPG timer : 8/16-bit 4 channels  
16-bit reload timer : 2 channels  
Instruction set designed for high level language (C  
language) and multi-task operations  
Adoption of system stack pointer  
16-bit I/O timer  
16-bit free-run timer : 1 channel  
Input capture : 8 channels  
Output compare : 4 channels  
Enhanced pointer indirect instructions  
Barrel shift instructions  
Program patch function (for two address pointers)  
Enhanced execution speed : 4-byte Instruction queue  
Enhanced interrupt function : 8 levels, 34 factors  
Extended I/O serial interface : 1 channel  
UART0  
With full-duplex double buffer (8-bit length)  
Clock asynchronized or clock synchronized (with start/stop  
bit) transmission can be selectively used.  
Automatic data transmission function independent of CPU  
operation  
UART 1 (SCI)  
Extended intelligent I/O service function (EI2OS)  
With full-duplex double buffer (8-bit length)  
Clock asynchronized or clock synchronized serial (extended  
I/O serial) can be used.  
Embedded ROM size and types  
MASK ROM : 256 Kbytes / 64 Kbytes / 128 Kbytes  
Flash ROM : 128 Kbytes/256 Kbytes  
Embedded RAM size : 2 Kbytes/4 Kbytes/6 Kbytes/8 Kbytes  
(evaluation chip)  
External interrupt circuit (8 channels)  
A module for starting an extended intelligent I/O service  
(EI2OS) and generating an external interrupt which is  
triggered by an external input.  
Flash ROM  
Supports automatic programming, Embedded Algorithm  
Write/Erase/Erase-Suspend/Resume commands  
A flag indicating completion of the algorithm  
Hard-wired reset vector available in order to point to a fixed  
boot sector in Flash Memory  
Delayed interrupt generation module  
Generates an interrupt request for switching tasks.  
8/10-bit A/D converter (8 channels)  
8/10-bit resolution can be selectively used.  
Cypress Semiconductor Corporation  
Document Number: 002- 07696 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised 2016 November 30  

与MB90549GSPF相关器件

型号 品牌 获取价格 描述 数据表
MB90549GSPFV FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90549GSPMC CYPRESS

获取价格

CMOS F2MC-16LX MB90540G/545GSeries 16-bit Proprietary Microcontroller
MB90550A FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90550A_08 FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90550B FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90550B_08 FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90552A FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90552APF FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90552APFV FUJITSU

获取价格

16-bit Proprietary Microcontroller
MB90552APMC FUJITSU

获取价格

16-bit Proprietary Microcontroller