5秒后页面跳转
捷配首页

Datasheet > MAX9395
MAX9395 PDF预览

MAX9395

更新时间： 2024-01-09 02:03:39
品牌 Logo 应用领域
美信 - MAXIM 解复用器
页数 文件大小 规格书
13页 361K
描述
2:1 Multiplexers and 1:2 Demultiplexers with Loopback

阅读下载

获取价格

MAX9395 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFN
包装说明：HVQCCN,针数：28
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.81
差分输出：YES驱动器位数：1
输入特性：DIFFERENTIAL接口集成电路类型：LINE TRANSCEIVER
接口标准：EIA-644; TIA-644JESD-30 代码：S-XQCC-N28
JESD-609代码：e0长度：5 mm
湿度敏感等级：1功能数量：1
端子数量：28最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：UNSPECIFIED
封装代码：HVQCCN封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：240
认证状态：Not Qualified最大接收延迟：0.72 ns
接收器位数：1座面最大高度：0.8 mm
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：BIPOLAR温度等级：INDUSTRIAL
端子面层：TIN LEAD端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED最大传输延迟：0.72 ns
宽度：5 mmBase Number Matches：1

MAX9395 数据手册

 浏览型号MAX9395的Datasheet PDF文件第2页浏览型号MAX9395的Datasheet PDF文件第3页浏览型号MAX9395的Datasheet PDF文件第4页浏览型号MAX9395的Datasheet PDF文件第5页浏览型号MAX9395的Datasheet PDF文件第6页浏览型号MAX9395的Datasheet PDF文件第7页 
19-2878; Rev 0; 7/03  
2:1 Multiplexers and 1:2 Demultiplexers with  
Loopback  
General Description  
Features  
The MAX9394/MAX9395 consist of a 2:1 multiplexer  
and a 1:2 demultiplexer with loopback. The multiplexer  
section (channel B) accepts two low-voltage differential  
signaling (LVDS) inputs and generates a single LVDS  
output. The demultiplexer section (channel A) accepts  
a single LVDS input and generates two parallel LVDS  
outputs. The MAX9394/MAX9395 feature a loopback  
mode that connects the input of channel A to the output  
of channel B and connects the selected input of chan-  
nel B to the outputs of channel A.  
ꢀ Guaranteed 1.5GHz Operation with 250mV  
Differential Output Swing  
ꢀ Simultaneous Loopback Control  
ꢀ 2ps  
(max) Random Jitter  
(RMS)  
ꢀ AC Specifications Guaranteed for 150mV  
Differential Input  
ꢀ Signal Inputs Accept Any Differential Signaling  
Standard  
Three LVCMOS/LVTTL logic inputs control the internal  
connections between inputs and outputs, one for the  
multiplexer portion of channel B (BSEL), and the other  
two for loopback control of channels A and B (LB_SELA  
and LB_SELB). Independent enable inputs for each dif-  
ferential output pair provide additional flexibility.  
ꢀ LVDS Outputs for Clock or High-Speed Data  
ꢀ High-Level Input Fail-Safe Detection (MAX9394)  
ꢀ Low-Level Input Fail-Safe Detection (MAX9395)  
ꢀ +3.0V to +3.6V Supply Voltage Range  
ꢀ LVCMOS/LVTTL Logic Inputs  
Fail-safe circuitry forces the outputs to a differential low  
condition for undriven inputs or when the common-  
mode voltage exceeds the specified range. The  
MAX9394 provides high-level input fail-safe detection  
for HSTL, LVDS, and other GND-referenced differential  
inputs. The MAX9395 provides low-level fail-safe detec-  
Ordering Information  
PART  
TEMP RANGE  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
PIN-PACKAGE  
32 TQFP  
28 Thin QFN  
32 TQFP  
MAX9394EHJ  
MAX9394ETI*  
MAX9395EHJ  
MAX9395ETI*  
tion for CML, LVPECL, and other V -referenced differ-  
CC  
ential inputs.  
Ultra low 91ps  
(max) pseudorandom bit sequence  
P-P  
28 Thin QFN  
(PRBS) jitter ensures reliable communications in high-  
speed links that are highly sensitive to timing error,  
especially those incorporating clock-and-data recovery,  
or serializers and deserializers. The high-speed switch-  
ing performance guarantees 1.5GHz operation and less  
than 87ps (max) skew between channels.  
*Future product—contact factory for availability.  
Typical Operating Circuit  
+3.0V TO  
+3.6V  
0.1µF  
= 50Ω  
0.01µF  
LVDS inputs and outputs are compatible with the  
TIA/EIA-644 LVDS standard. The LVDS outputs drive  
100Ω loads. The MAX9394/MAX9395 are offered in 32-  
pin TQFP and 28-pin thin QFN packages and operate  
over the extended temperature range (-40°C to +85°C).  
V
CC  
Z
= 50Ω  
Z
INA  
OUTA0  
0
0
100Ω  
100Ω  
MAX9394  
MAX9395  
OUTA0  
OUTA1  
Z
Z
= 50Ω  
= 50Ω  
Z
= 50Ω  
INA  
0
0
0
LVDS  
RECEIVER  
Applications  
INB0  
INB0  
INB1  
INB1  
High-Speed Telecom/Datacom Equipment  
Central Office Backplane Clock Distribution  
DSLAM  
Z
Z
= 50Ω  
= 50Ω  
OUTA1  
OUTB  
0
0
ENA0  
ENA1  
ENB  
Protection Switching  
OUTB  
Z
= 50Ω  
0
LVCMOS/LVTTL  
LOGIC INPUTS  
Fault-Tolerant Systems  
LB_SELA  
LB_SELB  
BSEL  
GND GND GND GND  
Pin Configurations and Functional Diagram appear at end  
of data sheet.  
________________________________________________________________ Maxim Integrated Products  
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at  
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.  
1234567...13

下载PDF

与MAX9395相关器件

型号 品牌 描述 获取价格 数据表
MAX9395EHJ MAXIM 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

获取价格
MAX9395EHJ+ MAXIM 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

获取价格
MAX9395ETI MAXIM 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

获取价格
MAX9395ETI* MAXIM 2:1 Multiplexers and 1:2 Demultiplexers with Loopback

获取价格
MAX9395ETI-T MAXIM Line Transceiver, 1 Func, 1 Driver, 1 Rcvr, BIPolar, 5 X 5 MM, 0.80 MM HEIGHT, TQFN-28

获取价格
MAX9396 MAXIM 2:1 Multiplexer and 1:2 Demultiplexer with Loopback

获取价格

与MAX9395相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证