19-0736; Rev 0; 1/07
2:1 Multiplexer and 1:2 Demultiplexer
with Loopback
General Description
Features
The MAX9396 consists of a 2:1 multiplexer and a 1:2
demultiplexer with loopback. The multiplexer section
(channel B) accepts two differential inputs and gener-
ates a single differential output. The demultiplexer sec-
tion (channel A) accepts a single differential input and
generates two parallel differential outputs. The
MAX9396 features a loopback mode that connects the
input of channel A to the output of channel B and con-
nects the selected input of channel B to the outputs of
channel A.
♦ Guaranteed 1.25Gbps Operation with 450mV (min)
Differential Output Swing
♦ Integrated 100Ω Resistors on Differential Inputs
♦ Simultaneous Loopback Control
♦ 2ps
(max) Random Jitter
(RMS)
♦ AC Specifications Guaranteed for 150mV
Differential Input
♦ Signal Inputs Accept Any Differential Signals with
The differential inputs of the MAX9396 accept
CML/LVPECL levels and can also accept LVDS inputs
V
= +0.6V to (V
- 0.05V)
CM
CC
with common-mode voltages from +0.6V to (V
-
CC
♦ LVDS Outputs for Clock or High-Speed Data
♦ Low-Level Input Fail-Safe Detection
♦ +3.0V to +3.6V Supply Voltage Range
♦ LVCMOS/LVTTL Logic Inputs
0.05V). The differential outputs are LVDS compatible
and drive 100Ω loads.
Three LVCMOS/LVTTL logic inputs control the internal
connections between inputs and outputs, one for the
multiplexer portion of channel B (BSEL), and the other
two for loopback control of channels A and B (LB_SELA
and LB_SELB). Independent enable inputs for each dif-
ferential output pair provide additional flexibility.
Ordering Information
Fail-safe circuitry forces the outputs to a differential low
condition for undriven inputs or when the common-
mode voltage is below +0.6V.
PIN-
PACKAGE
PKG
CODE
PART
TEMP RANGE
MAX9396EHJ+ -40°C to +85°C
32 TQFP
H32-1
Ultra-low 57ps
(typ) pseudorandom bit sequence
P-P
+Denotes a lead-free package.
(PRBS) jitter ensures reliable communications in high-
speed links that are highly sensitive to timing error,
especially those incorporating clock-and-data recovery,
or serializers and deserializers. The high-speed switch-
ing performance guarantees 1.25Gbps operation and
less than 87ps (max) skew between channels.
Typical Operating Circuit
+3.0V TO
+3.6V
0.1µF
= 50Ω
0.01µF
The MAX9396 is available in a 32-pin TQFP package
and is specified over the -40°C to +85°C extended tem-
perature range.
V
CC
Z
= 50Ω
Z
INA
INA
OUTA0
0
0
100Ω
OUTA0
OUTA1
Z
Z
= 50Ω
= 50Ω
Z
= 50Ω
0
0
MAX9396
LVDS
RECEIVER
Applications
INB0
INB0
INB1
INB1
0
High-Speed Telecom/Datacom Equipment
Central Office Backplane Clock Distribution
DSLAMs
Z
Z
= 50Ω
= 50Ω
OUTA1
OUTB
0
0
ENA0
ENA1
ENB
Protection Switching
OUTB
Z
= 50Ω
0
LVCMOS/LVTTL
LOGIC INPUTS
Fault-Tolerant Systems
LB_SELA
LB_SELB
BSEL
GND GND GND GND
Pin Configuration and Functional Diagram appear at end of
data sheet.
________________________________________________________________ Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.