Dual, 10-Bit, 80Msps, Current-Output DAC
ELECTRICAL CHARACTERISTICS (continued)
(AV
= DV
= CV
= 3V, AGND = DGND = CGND = 0, f
= 80Msps, differential clock, external reference, V
= 1.2V, I
=
FS
DD
DD
DD
DAC
REF
20mA, differential output, output amplitude = 0dBFS, T = T
to T
, unless otherwise noted. T ≥ +25°C, guaranteed by produc-
A
MIN
MAX A
tion test. T < +25°C guaranteed by design and characterization. Typical values are at T = +25°C.)
A
A
PARAMETER
DACEN = 1 to V Stable Time
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
OUT
t
3
µs
STB
(Coming Out of Standby)
PD = 0 to V Stable Time
(Coming Out of Power-Down)
OUT
t
500
µs
SHDN
Maximum Clock Frequency at
CLKXP/CLKXN Input
f
80
MHz
CLK
Clock High Time
Clock Low Time
t
CLKXP or CLKXN input
3
3
ns
ns
CXH
t
CLKXP or CLKXN input
CXL
CLKXP Rise to CLK Output
Rise Delay
t
DCE = 0
2.7
2.7
ns
ns
CDH
CLKXP Fall to CLK Output
Fall Delay
t
DCE = 0
CDL
Note 1: Including the internal reference voltage tolerance and reference amplifier offset.
Note 2: f = 80Msps, f = 10MHz.
DAC
OUT
Note 3: Measured single ended with 50Ω load and complementary output connected to ground.
Note 4: Guaranteed by design, not production tested.
0.5mA
TO OUTPUT
1.6V
PIN
5pF
0.5mA
Figure 1. Load Test Circuit for CLK Outputs
6
_______________________________________________________________________________________