5秒后页面跳转
捷配首页

Datasheet > MAX5856
MAX5856 PDF预览

MAX5856

更新时间： 2024-01-03 19:59:02
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
23页 780K
描述
Dual 8-Bit, 300Msps DAC with 4x/2x/1x Interpolation Filters and PLL

阅读下载

获取价格

MAX5856 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFP包装说明：7 X 7 MM, 1 MM HEIGHT, MO-136AE, TQFP-48
针数：48Reach Compliance Code：not_compliant
风险等级：5.86最大模拟输出电压：1.25 V
最小模拟输出电压：-1 V转换器类型：D/A CONVERTER
输入位码：BINARY输入格式：PARALLEL, WORD
JESD-30 代码：S-PQFP-G48JESD-609代码：e0
长度：7 mm最大线性误差 (EL)：0.1562%
湿度敏感等级：1位数：8
功能数量：1端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：HTFQFP
封装形状：SQUARE封装形式：FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：245认证状态：Not Qualified
座面最大高度：1.2 mm标称安定时间 (tstl)：0.011 µs
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn85Pb15)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7 mm
Base Number Matches：1

MAX5856 数据手册

 浏览型号MAX5856的Datasheet PDF文件第2页浏览型号MAX5856的Datasheet PDF文件第3页浏览型号MAX5856的Datasheet PDF文件第4页浏览型号MAX5856的Datasheet PDF文件第5页浏览型号MAX5856的Datasheet PDF文件第6页浏览型号MAX5856的Datasheet PDF文件第7页 
19-3019; Rev 0; 10/03  
Dual 8-Bit, 300Msps DAC with 4x/2x/1x  
Interpolation Filters and PLL  
General Description  
Features  
The MAX5856A dual, 8-bit, 300Msps digital-to-analog  
converter (DAC) provides superior dynamic performance  
in wideband communication systems. The MAX5856A  
integrates two 8-bit DAC cores, 4x/2x/1x programmable  
digital interpolation filters, phase-lock loop (PLL) clock  
multiplier, and a 1.24V reference. The MAX5856A sup-  
ports single-ended and differential modes of operation.  
The MAX5856A dynamic performance is maintained over  
the entire power-supply operating range of 2.7V to 3.3V.  
The analog outputs support a compliance voltage of  
-1.0V to +1.25V.  
ꢀ 8-Bit Resolution, Dual DAC  
ꢀ 300Msps Update Rate  
ꢀ Integrated 4x/2x/1x Interpolating Filters  
ꢀ Internal PLL Multiplier  
ꢀ 2.7V to 3.3V Single Supply  
ꢀ Full Output Swing and Dynamic Performance at  
2.7V Supply  
ꢀ Superior Dynamic Performance: 68dBc SFDR at  
The 4x/2x/1x programmable interpolation filters feature  
excellent passband distortion and noise performance.  
Interpolating filters minimize the design complexity of ana-  
log reconstruction filters while lowering the data bus and  
the clock speeds of the digital interface. The PLL multiplier  
generates all internal synchronized high-speed clock sig-  
nals for interpolating filter operation and DAC core conver-  
sion. The internal PLL helps minimize system complexity  
and lower cost. To reduce the I/O pin count, the DAC can  
also operate in interleave data mode. This allows the  
MAX5856A to be updated on a single 8-bit bus.  
f
= 20MHz  
OUT  
ꢀ Programmable Channel Gain Matching  
ꢀ Integrated 1.24V Low-Noise Bandgap Reference  
ꢀ Single-Resistor Gain Control  
ꢀ Interleave Data Mode  
ꢀ Differential Clock Input Modes  
ꢀ EV Kit Available—MAX5858AEVKIT  
The MAX5856A features digital control of channel gain  
matching to within 0.4dꢀ in sixteen 0.05dꢀ steps.  
Channel matching improves sideband suppression in  
analog quadrature modulation applications. The on-chip  
1.24V bandgap reference includes a control amplifier  
that allows external full-scale adjustments of both chan-  
nels through a single resistor. The internal reference can  
be disabled and an external reference may be applied  
for high-accuracy applications.  
Ordering Information  
PART  
TEMP RANGE  
PIN-PACKAGE  
MAX5856AECM  
*EP = Exposed paddle.  
-40°C to +85°C  
48 TQFP-EP*  
Pin Configuration  
TOP VIEW  
The MAX5856A features full-scale current outputs of  
2mA to 20mA and operates from a 2.7V to 3.3V single  
supply. The DAC supports three modes of power-control  
operation: normal, low-power standby, and complete  
power-down. In power-down mode, the operating cur-  
rent is reduced to 1µA.  
48 47 46 45 44 43 42 41 40 39 38 37  
DA7/PD  
DA6/DACEN  
DA5/F2EN  
DA4/F1EN  
DA3/G3  
REF0  
REN  
PLLF  
PGND  
1
2
3
4
5
6
7
8
9
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
EP  
The MAX5856A is packaged in a 48-pin TQFP with  
exposed paddle (EP) for enhanced thermal dissipation  
and is specified for the extended (-40°C to +85°C) opera-  
ting temperature range.  
PV  
DD  
DGND  
CLKXN  
CLKXP  
PLLEN  
LOCK  
CW  
MAX5856A  
DV  
DD  
DA2/G2  
DA1/G1  
DA0/G0  
N.C.  
Applications  
10  
11  
12  
N.C.  
N.C.  
Communications  
N.C.  
SATCOM, LMDS, MMDS, HFC, DSL, WLAN,  
Point-to-Point Microwave Links  
13 14 15 16 17 18 19 20 21 22 23 24  
Wireless ꢀase Stations  
Direct Digital Synthesis  
Instrumentation/ATE  
TQFP-EP  
NOTE: EXPOSED PADDLE CONNECTED TO GND.  
________________________________________________________________ Maxim Integrated Products  
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at  
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.  
1234567...23

下载PDF

与MAX5856相关器件

型号 品牌 描述 获取价格 数据表
MAX5856A MAXIM Dual 8-Bit, 300Msps DAC with 4x/2x/1x Interpolation Filters and PLL

获取价格
MAX5856AECM MAXIM Dual 8-Bit, 300Msps DAC with 4x/2x/1x Interpolation Filters and PLL

获取价格
MAX5856AECM-D MAXIM D/A Converter, 1 Func, Parallel, Word Input Loading, 0.011us Settling Time, PQFP48, 7 X 7

获取价格
MAX5857 MAXIM 16-Bit, 5.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface

获取价格
MAX5857 ADI 16位、5.9Gsps宽带插值和调制RF DAC，带JESD204B接口

获取价格
MAX5857EVKIT MAXIM MAX5857 Evaluation Kit

获取价格

与MAX5856相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证