Datasheet > MAX3676_09

MAX3676_09

更新时间： 2022-12-29 02:11:15

品牌	Logo	应用领域
美信 - MAXIM		放大器时钟
页数	文件大小	规格书
15页	265K
描述
622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX3676_09 数据手册

622Mbps, 3.3V Clock-Recovery and

Data-Retiming IC with Limiting Amplifier

Note that the LOL monitor is only valid when a data

stream is present on the inputs to the MAX3676. As a

result, LOL does not detect a loss-of-power condition

resulting from a loss of the incoming signal. See the

Loss-of-Power Monitor section for this type of indicator.

quency design techniques, including minimizing

ground inductance and using fixed-impedance trans-

mission lines on the data and clock signals. Power-sup-

ply decoupling should be placed as close to V

possible. Take care to isolate the input from the output

signals to reduce feedthrough.

Input and Output Terminations

The MAX3676 digital data and clock I/Os (DDI+, DDI-,

SDO+, SDO-, SCLK+, and SCLK-) are designed to

interface with PECL signal levels. It is important to bias

these ports appropriately. A circuit that provides a

Applications Information

Driving the Limiting Amplifier

Single-Ended

There are three important requirements for driving the

limiting amplifier from a single-ended source (Figure 5):

MAX376

Thevenin equivalent of 50Ω to V

- 2V should be used

with fixed-impedance transmission lines for proper ter-

mination. Make sure that the differential outputs have

balanced loads.

1) There must be no DC-coupling to the ADI+ and ADI-

inputs. DC levels at these inputs disrupt the offset-

correction loop.

The digital data input signals (DDI+ and DDI-) are dif-

ferential inputs to an emitter-coupled pair. As a result,

the MAX3676 can accept differential input signals as

low as 250mV. These inputs can also be driven single-

ended by externally biasing DDI- to the center of the

voltage swing.

2) The terminating resistor R (50Ω) must be referenced

to the ADI- input to minimize common-mode coupling

problems.

3) The low-frequency cutoff for the limiting amplifier

is determined by either C and the 2.5kΩ input

The MAX3676’s performance can be greatly affected

by circuit board layout and design. Use good high-fre-

impedance or C /2 together with R . With C = 0.22μF

and R = 50Ω, the low-frequency cutoff is 29kHz.

LOP

LOL

MAX3676

5.6nF

0.22μF

ADI+

ADI-

50Ω

2.5kΩ

0.22μF

NO DATA

ACQUIRE

LOCKED

TIME

Figure 4. Loss-of-Lock Output

Figure 5. Single-Ended Input Termination

10 ______________________________________________________________________________________

1...7 8 91011 12 13...15

下载PDF

与MAX3676_09相关器件

型号	品牌	描述	获取价格	数据表
MAX3676E/D	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ+	MAXIM	622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier	获取价格
MAX3676EHJ+T	MAXIM	ATM/SONET/SDH Clock Recovery Circuit, 1-Func, Bipolar, PQFP32, 5 X 5 MM, 1 MM HEIGHT, TQFP	获取价格
MAX3676EHJ-T	MAXIM	Clock Recovery Circuit, 1-Func, Bipolar, PQFP32, 5 X 5 MM, 1 MM HEIGHT, TQFP-32	获取价格
MAX3676EVKIT	MAXIM	Evaluation Kit for the MAX3675/MAX3676	获取价格