ABRIDGED DATA SHEET
Click here for production status of specific part numbers.
MAX32591
DeepCover Secure Microcontroller
with ARM926EJ-S Processor Core
General Description
DeepCover embedded security solutions cloak sensitive
data under multiple layers of advanced physical security
to provide the most secure key storage possible.
Features and Benefits
● High Performance CPU platform Enables Feature
Rich OS
®
• ARM926EJ-S™ Processor Core with 16KB Data
Cache and 32KB Instruction Cache
• 4KB Instruction TCM, 4KB Data TCM
• Up to 400MHz Core Operating Frequency
• Up to 200MHz Multilayer AHB Bus Matrix
• Up to 100MHz APB Bus Matrix
• 384KB System SRAM
The DeepCover Secure Microcontroller (MAX32591)
provides an interoperable, secure, and cost-effective
solution to build new generations of trusted devices
such as multimedia-enabled portable EFT-POS terminals.
The MAX32591 integrates a memory management unit
(MMU), 32KB of instruction cache, 16KB of data cache,
4KB instruction TCM, 4KB data TCM, 384KB of system
RAM, 2KB of one-time-programmable (OTP) memory,
128KB of boot ROM, and 24KB of battery-backed SRAM.
The MAX32591 maximizes on-chip bandwidth when deal-
ing with high-speed communication such as 100Mbps
Ethernet, large color LCD displays, and gigabit-sized
mass storage devices.
• Flexible Clock Prescalers
• Configurable Low-Power Modes
● Security Features Facilitates System-Level Protection
• Secure Bootloader with Public Key Authentication
• 256-Bit Flip-Flop-Based Nonvolatile AES Key Storage
• 24KB AES User-Encryptable NV SRAM
• 2KB User-Programmable OTP
• AES, DES, and SHA Hardware Accelerators
• Modulo Arithmetic Hardware Accelerator (MAA)
Supporting RSA, DSA, and ECDSA
In addition to hardware crypto functions, the MAX32591
provides a true random number generator, battery-backed
RTC, nonvolatile SRAM and real-time environmental and
tamper detection circuitry to facilitate system-level secu-
rity for the application.
• Secure Keypad Controller
• Hardware True Random Number Generator
• Die Shield with Dynamic Fault Detection
• Six External Tamper Sensors with Independent
Random Dynamic Patterns
• Temperature and Voltage Tamper Monitor
• Real-Time External Memory Encryption and
Integrity Check
The secure microcontroller includes multiple communica-
tion interfaces. One USB host controller and one USB
device controller with their respective USB transceiver,
two smart card controllers, five SPI ports, three UARTs,
2
an Ethernet 10/100 MAC with FIFO, and an I C bus are
also provided. The three on-chip timers also support PWM
output generation for direct control of external devices. An
integrated secure keypad provides an integrated solution
for mobile POS terminals. Additionally, a 2-channel, 10-bit
ADC is provided for printer support and general use.
● 104-Bit Unique Serial Number (USN)
● Optimal Peripheral Mix Provides Platform Scalability
• External Memory Controller (LPDDR400, SDRAM,
SRAM, NOR Flash, NAND Flash)
• NAND Flash Controller with Hardware ECC
• USB 2.0 Host/Device with Internal Transceivers
Applications
2
● Electronic Commerce
● Secure Data Storage
● Pay-Per-Play
• Three UART Ports/One I C Port
2
• Five SPI Ports with I S Functionality
● PCI Terminals
• Two ISO 7816 Smart Card Interfaces
• 10/100Mbps Ethernet MAC Controller
• Three Timers with PWM Capability
• Up to 126 General-Purpose I/O Pins
• 2-Channel, 10-Bit ADC
● PIN Pads
● Certificate
● ATM Keyboards
● EMV Card Readers
● Secure Access Control
● Authentication
● Electronic Gaming
• LCD Controller Supporting STN and TFT Displays
• Monochrome LCD Controller
Ordering Information appears at end of data sheet.
ARM926EJ-S is a trademark of ARM Limited.
DeepCover is a registered trademark of Maxim Integrated
Products, Inc.
• 16-Channel DMA Controller
• Real-Time Clock
• Advanced Interrupt Controller
Note: Some revisions of this device may incorporate deviations from
may be simultaneously available through various sales channels. For
published specifications known as errata. Multiple revisions of any device
information about device errata, go to: www.maximintegrated.com/errata.
19-100430; Rev 1; 11/20