Short Form Data Sheet
August 2014
MAX24305, MAX24310
5- or 10-Output Any-to-Any Timing ICs
with Internal EEPROM
General Description
Features
♦
Input Clocks
The MAX24305 and MAX24310 are flexible, high-
performance timing and clock synthesizer ICs that
include a DPLL and two independent APLLs. When
locked to one of two input clock signals, the device
performs any-to-any frequency conversion. From any
input clock frequency 1Hz to 750MHz the device can
produce frequency-locked APLL output frequencies up
to 750MHz and as many as 10 output clock signals that
are integer divisors of the APLL frequencies. Input jitter
can be attenuated by an internal low-bandwidth DPLL.
The DPLL also provides truly hitless switching between
input clocks and a high-resolution holdover capability.
Input switching can be manual or automatic. Using only
a low-cost crystal or oscillator, the device can also serve
as a frequency synthesizer IC. Output jitter is typically
0.18 to 0.3ps RMS for an APLL-only integer multiply
and 0.25 to 0.4ps RMS for APLL-only fractional multiply
or DPLL+APLL operation.
♦
♦
♦
♦
♦
♦
One Crystal Input
Two Differential or CMOS/TTL Inputs
Differential to 750MHz, CMOS/TTL to 160MHz
Continuous Input Clock Quality Monitoring
Automatic or Manual Clock Selection
Hitless Reference Switching on Loss of Input
♦
♦
Low-Bandwidth DPLL
♦
♦
♦
♦
♦
Programmable Bandwidth, 0.5mHz to 400Hz
Attenuates Jitter up to Several UI
Free-Run or Holdover on Loss of All Inputs
Hitless Reference Switching on Loss of Input
Manual Phase Adjustment
Two APLLs Plus 5 or 10 Output Clocks
For telecom systems, the device has all required
features and functions to serve as a central timing
function or as a line card timing IC. With a suitable
oscillator the device meets the requirements of Stratum
2, 3E, 3, 4E, and 4; G.812 Types I to IV; G.813; and
G.8262.
♦
APLLs Perform High Resolution Fractional-N
Clock Multiplication
♦
♦
♦
Any Output Frequency from <1Hz to 750MHz
Each Output Has an Independent Divider
Output Jitter Typically 0.18 to 0.3ps RMS for
APLL-Only Integer Multiply and 0.25 to 0.4ps
RMS for Other Modes (12kHz to 20MHz)
Applications
Frequency Conversion and Synthesis Applications in a
Wide Variety of Equipment Types
♦
♦
Outputs are CML or 2xCMOS, Can Interface to
LVDS, LVPECL, HSTL, SSTL and HCSL
Telecom Timing Cards or Line Cards for SONET/SDH,
Synchronous Ethernet and/or OTN
CMOS Output Voltage from 1.5V to 3.3V
♦
General Features
♦
♦
♦
♦
Suitable Line Card IC or Timing Card IC for
Stratum 2/3E/3/4E/4, SMC, SEC/EEC, or SSU
Ordering Information
TEMP
PIN-
PART
OUTPUTS
Automatic Self-Configuration at Power-Up
from Internal EEPROM Memory
RANGE
PACKAGE
MAX24305EXG+
MAX24310EXG+
5
-40 to +85
-40 to +85
81-CSBGA
81-CSBGA
Uses External Crystal, Oscillator or Clock
Signal As Master Clock
10
+Denotes a lead(Pb)-free/RoHS-compliant package.
Internal Compensation for Local Oscillator
Frequency Error
♦
♦
♦
♦
SPI Processor Interface
1.8V + 3.3V Operation (5V Tolerant)
-40°C to +85°C Operating Temp. Range
10mm x 10mm CSBGA Package
1